

TAS5631

www.ti.com

SLES221C-JULY 2009-REVISED APRIL 2010

## 300-W STEREO / 600-W MONO PurePath™ HD DIGITAL-INPUT POWER STAGE

Check for Samples: TAS5631

#### FEATURES

- PurePath<sup>™</sup> HD Enabled Integrated Feedback Provides:
  - Signal Bandwidth up to 80 kHz for High-Frequency Content From HD Sources
  - Ultralow 0.03% THD at 1 W Into 4  $\Omega$
  - Flat THD at All Frequencies for Natural Sound
  - 80-dB PSRR (BTL, No Input Signal)
  - >100-dB (A-weighted) SNR
  - Click- and Pop-Free Start-Up
- Multiple Configurations Possible on the Same PCB With Stuffing Options:
  - Mono Parallel Bridge-Tied Load (PBTL)
  - Stereo Bridge-Tied Load (BTL)
  - 2.1 Single-Ended Stereo Pair and Bridge-Tied Load Subwoofer
  - Quad Single-Ended Outputs
- Total Output Power at 10% THD+N
  - 600 W in Mono PBTL Configuration
  - 300 W per Channel in Stereo BTL Configuration
  - 145 W per Channel in Quad Single-Ended Configuration
- High-Efficiency Power Stage (>88%) With 60-mΩ Output MOSFETs
- Two Thermally Enhanced Package Options:
  - PHD (64-Pin QFP)
  - DKD (44-Pin PSOP3)
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short-Circuit Protection) With Error Reporting
- EMI Compliant When Used With Recommended System Design

### APPLICATIONS

- Mini Combo System
- AV Receivers
- DVD Receivers
- Active Speakers

#### DESCRIPTION


The TAS5631 is a high-performance PWM input class-D amplifier with integrated closed-loop feedback technology (known as PurePath HD technology) with the ability to drive up to 300 W <sup>(1)</sup> stereo into 4- $\Omega$  to 8- $\Omega$  speakers from a single 50-V supply.

PurePath HD technology enables traditional AB-amplifier performance (<0.03% THD) levels while providing the power efficiency of traditional class-D amplifiers.

Unlike traditional class-D amplifiers, the distortion curve only increases once the output levels move into clipping.

PurePath HD technology enables lower idle losses, making the device even more efficient.

**Note 1.** Achievable output power levels are dependent on the thermal configuration of the target application. A high-performance thermal interface material between the package exposed heat slug and the heat sink should be used to achieve high output-power levels.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath HD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## TAS5631



www.ti.com

#### SLES221C - JULY 2009-REVISED APRIL 2010




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **DEVICE INFORMATION**

#### **Terminal Assignment**

Both package types contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.



2



SLES221C -JULY 2009-REVISED APRIL 2010

## MODE SELECTION PINS

www.ti.com

M	ODE PI	NS	OUTPUT		W.100	DECOR	IDTION		
M3	M2	M1	- PWM INPUT <sup>(1)</sup>	CONFIGURATION	DESCRIPTION				
0	0	0	2N	2 × BTL	AD mode	NY.COM	W		
0	0	1		CONT	Reserved	COM.	- W		
0	1	0	2N	2 × BTL	BD mode	1001.00	.1.		
0	1	1	1N	1 x BTL +2 x SE	AD mode	11001.0	WT.A		
10	0	0	1N	4 × SE	AD mode	V.CO	Wn		
d	M.		N.	100 COM. I.	INPUT_C <sup>(2)</sup>	INPUT_D <sup>(2)</sup>	). I . I		
1	0	1	2N 1N	1 × PBTL	0	0	AD mode		
	OW	W	N/N			0	BD mode		
1	(1)	0	With	W.Lo. COM.		WW.	COMM		
(1)	1	1			Reserved				

(1) The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
 (2) INPUT\_C and INPUT\_D are used to select between a subset of AD and BD mode operations in PBTL mode.

PACKAGE HEAT DISSIPATION RATINGS<sup>(1)</sup>

PARAMETER	TAS5631PHD	TAS5631DKD
$R_{\theta JC}$ (°C/W) – 2 BTL or 4 SE channels	2.63	14
R <sub>0JC</sub> (°C/W) – 1 BTL or 2 SE channel(s)	4.13	2.04
R <sub>θJC</sub> (°C/W) – 1 SE channel	6.45	3.45
Pad area <sup>(2)</sup>	64 mm <sup>2</sup>	80 mm <sup>2</sup>

(1)  $R_{\theta JC}$  is junction-to-case;  $R_{\theta CH}$  is case-to-heatsink.

(2) R<sub>0CH</sub> is an important consideration. Assume a 2-mil (0.051-mm) thickness of thermal grease with a thermal conductivity of 2.5 W/mK between the pad area and the heat sink and both channels active. The R<sub>0CH</sub> with this condition is 1.1°C/W for the PHD package and 0.44°C/W for the DKD package.

#### Table 1. ORDERING INFORMATION<sup>(1)</sup>

TA	PACKAGE	DESCRIPTION
0°C–70°C	TAS5631PHD	64-pin HTQFP
0°C–70°C	TAS5631DKD	44-pin PSOP3

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TEXAS INSTRUMENTS

www.ti.com

SLES221C - JULY 2009-REVISED APRIL 2010

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted  $\ensuremath{^{(1)}}$ 

	TAS5631		COMPANY	UNIT
VDD to AGND	W.1002. ONL. 1	N.100	-0.3 to 13.2	V
GVDD to AGND	WILLION WIL	100%	-0.3 to 13.2	V
PVDD_X to GND_X <sup>(2)</sup>	WW. ON.COM WW	100	-0.3 to 69	V
OUT_X to GND_X <sup>(2)</sup>	勝特力材料 886-3-5753170	NN.LO	-0.3 to 69	V
BST_X to GND_X <sup>(2)</sup>		.W.10	-0.3 to 82.2	V
BST_X to GVDD_X <sup>(2)</sup>			-0.3 to 69	V
VREG to AGND	胜特力电子(深圳) 86-755-83298787	N.M.M.	-0.3 to 4.2	V
GND_X to GND	Http://www. 100y. com. tw	WW	-0.3 to 0.3	V
GND_X to AGND	M 100 r. CON. r.		-0.3 to 0.3	V
GND to AGND	WWWWW 100X.CO.M.TW	ALV.	-0.3 to 0.3	V
INPUT_X, OC_ADJ, M1, M2, PSU_REF to AGND	M3, OSC_IO+, OSC_IO-, FREQ_ADJ, VI_CM, C_3	STARTUP,	-0.3 to 4.2	V
RESET, SD, OTW1, OTW2, O	CLIP, READY to AGND	N.	-0.3 to 7	V
Maximum continuous sink cu	rrent (SD, OTW1, OTW2, CLIP, READY)	1	9	mA
Maximum operating junction	temperature range, T <sub>J</sub>		0 to 150	°C
Storage temperature, T <sub>stg</sub>	W TALLOUX. ON.TW		-40 to 150	°C
Electrostatia discharge	Human-body model <sup>(3)</sup> (all pins)		±2	kV
Electrostatic discharge	Charged-device model <sup>(3)</sup> (all pins)	N	±500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These voltages represents the dc voltage + peak ac waveform measured at the terminal of the device in all conditions.
 (3) Failure to follow good anti-static ESD handling during manufacture and rework contributes to device malfunction. Make sure the operators handling the device are adequately grounded through the use of ground straps or alternative ESD protection.

#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage	25	50	52.5	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	v
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	V
R <sub>L</sub> (BTL)	W.100 COM.1	CONTRACTION CONTRACT	3.5	4	.10-	1 CO
R <sub>L</sub> (SE)	Load impedance	Output filter according to schematics in the application information section.	1.8	2	N.100	Ω
R <sub>L</sub> (PBTL)	WWW. ONY.COM TW	the application mornation section.	1.6	2	110	
L <sub>OUTPUT</sub> (BTL)	TWW.ICON.	WWW.L. OV.COM	7	10	11.	NY.C
L <sub>OUTPUT</sub> (SE)	Output filter inductance	Minimum output inductance at $I_{OC}$	7	15	NW.Y	μH
L <sub>OUTPUT</sub> (PBTL)	WWW 100Y.COM.TW	WW 1002. COM.TV	7	10	-	
f <sub>PWM</sub>	PWM frame rate	WWW TOOY.COLLT	352	384	500	kHz
TJ	Junction temperature	CONF.	0		150	°C

#### TERMINAL FUNCTIONS

TERMINAL		Function <sup>(1)</sup>	DECODIDION 1001	
NAME	PHD NO.	DKD NO.	Function	DESCRIPTION
AGND	8	10	PcO	Analog ground
BST_A	54	43	100 P	HS bootstrap supply (BST); external 0.033-µF capacitor to OUT_A required
BST_B	41	34	P	HS bootstrap supply (BST); external 0.033-µF capacitor to OUT_B required

(1) I = Input, O = Output, P = Power

4 Submit Documentation Feedback

Copyright © 2009-2010, Texas Instruments Incorporated

Texas **INSTRUMENTS**  100Y.COM.TW OM.TW SLES221C - JULY 2009-REVISED APRIL 2010

#### www.ti.com

## TERMINAL FUNCTIONS (continued)

COW.TW


NAME	TERMINAL PHD NO.	DKD NO.	Function <sup>(1)</sup>	DESCRIPTION	
BST_C	40	33	Р	HS bootstrap supply (BST); external 0.033-μ	F capacitor to OUT C required
BST_D	27	24	Р	HS bootstrap supply (BST); external 0.033-μ	
	18	N.T.	0	Clipping warning; open drain; active-low	NY
STARTUP	3	5	0	Start-up ramp requires a charging capacitor	of 4.7 nF to AGND.
EST	12	14	A.CO	Connect to VREG node	WTW
SND	7, 23, 24, 57, 58	9	PON	Ground	CONTRACTOR
ND_A	48, 49	38	P	Power ground for half-bridge A	COM
ND_B	46, 47	37	P	Power ground for half-bridge B	M.T.W
SND_C	34, 35	30	P CO	Power ground for half-bridge C	V.COM TW
SND_D	32, 33	29	Р	Power ground for half-bridge D	CONT.
GVDD_A	55	1 the	P	Gate drive voltage supply requires 0.1-µF ca	pacitor to AGND.
SVDD_B	56		P	Gate drive voltage supply requires 0.1-µF ca	pacitor to AGND.
GVDD_C	25	<u> </u>	Р	Gate drive voltage supply requires 0.1-µF ca	pacitor to AGND.
SVDD_D	26		POO	Gate drive voltage supply requires 0.1-µF ca	pacitor to AGND.
GVDD_AB	No.	44	P	Gate drive voltage supply requires $0.22 - \mu F$ c	apacitor to AGND.
GVDD_CD	COM-2	23	P.	Gate drive voltage supply requires 0.22-µF c	apacitor to AGND.
NPUT_A	4	6	L 10	Input signal for half-bridge A	W.1001. ONL.1
NPUT_B	5	7	NNI	Input signal for half-bridge B	1002.001
NPUT_C	10	12	.111.	Input signal for half-bridge C	W. M. CONTRACTION
NPUT_D	11	13		Input signal for half-bridge D	勝特力材料 886-3-57531
11	20	20	NN II	Mode selection	
12	21	21	- INV	Mode selection	- 胜特力电子(上海) 86-21-349706
13	22	22	T I	Mode selection	胜特力电子(深圳) 86-755-8329
IC	59–62	- Pro-	-1/1	No connect; pins may be grounded.	Http://www. 100y. com. tw
IC N	13, 14	15, 16		No connect; pins may be grounded.	A ALAN CLAME TH
C_ADJ	11001	3	0	Analog overcurrent programming pin requires	s resistor to ground.
DTW WTC	The second	18	0	Overtemperature warning signal, open-drain,	active-low
DTW1	16		0	Overtemperature warning signal, open-drain,	active-low
DTW2	17	014	0	Overtemperature warning signal, open-drain,	active-low
DUT_A	52, 53	39, 40	0	Output, half-bridge A	W 1001. OM.1
DUT_B	44, 45	36	0	Output, half-bridge B	WWW TOOL ON T
DUT_C	36, 37	31	0	Output, half-bridge C	WWW.IV COM
DUT_D	28, 29	27, 28	0	Output, half-bridge D	W LIN 100 L. CON
SU_REF	63	<b>1</b> 0 <sup>1</sup>	P	PSU reference requires close decoupling of	4.7 μF to AGND.
PVDD_A	50, 51	41, 42	P	Power-supply input for half-bridge A requires parallel with $1-\mu F$ capacitor to GND_A.	close decoupling of 0.01- $\mu$ F capacitor in
PVDD_B	42, 43	35	P	Power-supply input for half-bridge B requires parallel with 1-µF capacitor to GND_B.	111
PVDD_C	38, 39	32	PTV	Power-supply input for half-bridge C requires parallel with 1-µF capacitor to GND_C.	
PVDD_D	30, 31	25, 26	PI.TV	Power-supply input for half-bridge D requires parallel with 1-μF capacitor to GND_D.	s close decoupling of 0.01-µF capacitor in
READY	19	19	0	Normal operation; open-drain; active-high	M.T.Y. W. 100 L.
RESET	2	4	V.COm.	Device reset input; active-low	Car WW WT
SD	15	17	0	Shutdown signal; open-drain, active-low	ONT.
/DD	64	2	PON	Power supply for digital voltage regulator req 0.1- $\mu$ F capacitor to GND for decoupling.	uires a 47- $\mu$ F capacitor in parallel with a
/I_CM	6	8	000	Analog comparator reference node requires	close decoupling of 4.7 $\mu$ F to AGND.
/REG	9	11	P.C.	Digital regulator supply filter pin requires 0.1-	μF capacitor to AGND.

Texas **INSTRUMENTS** 

www.ti.com

SLES221C - JULY 2009-REVISED APRIL 2010





(1) Logic AND is inside or outside the microcontroller.

WWW.100Y.COM.TW WWW.100Y.COM. 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

6


WWW.100Y.COM.

WW.100Y.COM.TW LCOM.TW SLES221C -JULY 2009-REVISED APRIL 2010



www.ti.com

FUNCTIONAL BLOCK DIAGRAM



WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.

100Y.COM.TW

WWW.100Y.COM



#### SLES221C - JULY 2009-REVISED APRIL 2010

#### AUDIO CHARACTERISTICS (BTL)

Audio performance is recorded as a chipset consisting of a TAS5518 PWM processor (modulation index limited to 97.7%) and a TAS5631 power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 22 k\Omega$ ,  $T_C = 75^{\circ}C$ ; output filter:  $L_{DEM} = 7 \mu H$ ,  $C_{DEM} = 680 nF$ , MODE = 000, unless otherwise noted.

Mo	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
	IN WWW 100Y.C	$R_L = 4 \Omega$ , 10% THD+N, clipped input signal	300	
COM		$R_L = 6 \Omega$ , 10% THD+N, clipped input signal	210	
- CO	Devent Sudavid a set about 1	$R_L = 8 \Omega$ , 10% THD+N, clipped input signal	160	
Po	Power output per channel	$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	240	W
or.cc		$R_L = 6 \Omega$ , 1% THD+N, unclipped input signal	160	
J.V		$R_L = 8 \Omega$ , 1% THD+N, unclipped input signal	125	
THD+N	Total harmonic distortion + noise	1 W	0.03%	
Vn	Output integrated noise	A-weighted, TAS5518 modulator	180	μV
Vos	Output offset voltage	No signal	40 15	0 mV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5518 modulator	103	dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103	dB
P <sub>idle</sub>	Power dissipation due to idle losses $(I_{PVDD_X})$	$P_0 = 0$ , four channels switching <sup>(2)</sup>	3.9	W

SNR is calculated relative to 1% THD-N output level. (1)

Actual system idle losses also are affected by core losses of output inductors. (2)

#### AUDIO SPECIFICATION (Single-Ended Output)

Audio performance is recorded as a chipset consisting of a TAS5086 PWM processor (modulation index limited to 97.7%) and a TAS5631 power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V,  $R_L = 2 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 22 k\Omega$ ,  $T_C = 75^{\circ}C$ ; output filter:  $L_{DEM} = 7 \mu H$ ,  $C_{DEM} = 470 nF$ , MODE = 100, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	NW 100Y. CONLTW	$R_L = 2 \Omega$ , 10%, THD+N, clipped input signal	1.1	145	. c0]	1.1
P <sub>O</sub> Power output		$R_L = 3 \Omega$ , 10%, THD+N, clipped input signal		100		
	Design in COM.	$R_L = 4 \Omega$ , 10%, THD+N, clipped input signal	MNN.	75	N.C.	W
	Power output per channel	$R_L = 2 \Omega$ , 1% THD+N, unclipped input signal	WW	110	SI C	VV
		$R_L = 3 \Omega$ , 1% THD+N, unclipped input signal		75		
		$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	55			
THD+N	Total harmonic distortion + noise	1 W	W	0.04%		.co
V <sub>n</sub>	Output integrated noise	A-weighted, TAS5086 modulator		140	.100	μV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5086 modulator	14	100	V.100	dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5086 modulator		100		dB
P <sub>idle</sub>	Power dissipation due to idle losses $(I_{PVDD})$	$P_{O} = 0, 4$ channels switching <sup>(2)</sup>		3		W

> 力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

8



100X.

www.ti.com

#### **AUDIO SPECIFICATION (PBTL)**

Audio performance is recorded as a chipset consisting of a TAS5518 PWM processor (modulation index limited to 97.7%) and a TAS5631 power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 50 V, GVDD\_X = 12 V, R<sub>L</sub> = 2  $\Omega$ , f<sub>s</sub> = 384 kHz, R<sub>OC</sub> = 22 k $\Omega$ , T<sub>C</sub> = 75°C; output filter: L<sub>DEM</sub> = 7  $\mu$ H, C<sub>DEM</sub> = 1  $\mu$ F, MODE = 101-00, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
	TW WWW 100Y. OM	$R_L = 2 \Omega$ , 10%, THD+N, clipped input signal	600	
		$R_L = 3 \Omega$ , 10%, THD+N, clipped input signal	400	
- COJ	Dents Sutering the state W. 10° v COA	$R_L = 4 \Omega$ , 10%, THD+N, unclipped input signal	300	14/
Po	Power output per channel	$R_L = 2 \Omega$ , 1% THD+N, unclipped input signal	480	W
		$R_L = 3 \Omega$ , 1% THD+N, unclipped input signal	310	
		$R_L = 4 \Omega$ , 1% THD+N, unclipped input signal	230	
THD+N	Total harmonic distortion + noise	1 W	0.03%	
Vn	Output integrated noise	A-weighted, TAS5518 modulator	170	μV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, TAS5518 modulator	103	dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103	dB
P <sub>idle</sub>	Power dissipation due to idle losses (I <sub>PVDD_X</sub> )	$P_O = 0, 4$ channels switching <sup>(2)</sup>	3.7	W

(1) SNR is calculated relative to 1% THD-N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

#### **ELECTRICAL CHARACTERISTICS**

 $PVDD_X = 50V$ ,  $GVDD_X = 12V$ , VDD = 12V,  $T_C$  (case temperature) = 75°C,  $f_S = 384$  kHz, unless otherwise specified.

101	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOL	TAGE REGULATOR AND CURRENT CONSU	JMPTION	N.100	1.0	M.	
VREG	Voltage regulator, only used as reference node, VREG	VDD = 12 V	3	3.3	3.6	V
VI_CM	Analog comparator reference node, VI_CM	100Y. M.TW	1.5	1.75	1.9	V
WWW		Operating, 50% duty cycle		22.5		
I <sub>VDD</sub>	VDD supply current	Idle, reset mode	WW	22.5	V.CC	mA
W.	Gate-supply current per half-bridge	50% duty cycle	V	12.5		<b>m</b> 4
I <sub>GVDD_x</sub>	Gate-supply current per hait-bhuge	Reset mode	N.	1.5	01.	mA
I <sub>PVDD_x</sub>	Half-bridge idle current	50% duty cycle without output filter or load	WW	19.5	001.	mA
	WTW 100Y.CO. TW	Reset mode, no switching	N.	750	100 x	μA
OUTPUT-STAGE	E MOSFETs	WWW. OOX.COM TW	N	M.	- 100	1.00
	Drain-to-source resistance, low side (LS)	$T_J = 25^{\circ}C$ , excludes metallization	<	60	100	mΩ
R <sub>DS(on)</sub>	Drain-to-source resistance, high side (HS)	resistance, GVDD = 12 V		60	100	mΩ

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



SLES221C - JULY 2009-REVISED APRIL 2010

www.ti.com

#### **ELECTRICAL CHARACTERISTICS (continued)**

PVDD X = 50V, GVDD X = 12 V, VDD = 12V, T<sub>C</sub> (case temperature) = 75°C, f<sub>S</sub> = 384 kHz, unless otherwise specified.


N	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I/O PROTECTI	ON	W. 100 . COM. I	1			
V <sub>uvp,G</sub>	Undervoltage protection limit, GVDD_X	WW 1002. OM.T	N	10		V
V <sub>uvp,hyst</sub> <sup>(1)</sup>	WWW. COM. TW	WWW. OOX.COM	N	0.6		V
OTW1 <sup>(1)</sup>	Overtemperature warning 1	CONT.	95	100	105	°C
OTW2 <sup>(1)</sup>	Overtemperature warning 2	W.1001. COM	115	125	135	°C
OTW <sub>hyst</sub> <sup>(1)</sup>	Temperature dro <u>p ne</u> eded below OTW temperature for OTW to be inactive after OTW event	WWWW.100Y.COM	TN ML	25		°C
	Overtemperature error	NWWW.CO	145	155	165	°C
OTE <sup>(1)</sup>	OTE-OTW differential	L.L. WWW.LOS CO	) <sub>Nr</sub> ,	30		°C
OTE <sub>HYST</sub> (1)	A reset must occur for SD to be released following an OTE event	M.I.W. W.W.W.1002.C	OW.	25		°C
OLPC	Overload protection counter	f <sub>PWM</sub> = 384 kHz	$cO_M$	2.6		ms
loc		Resistor – programmable, nominal peak current in 1- $\Omega$ load, 64-pin QFP package (PHD) R <sub>OCP</sub> = 22 k $\Omega$	1.COM	19	N	A
	Overcurrent limit response	Resistor – programmable, nominal peak current in 1- $\Omega$ load, 44-pin PSOP3 package (DKD) R <sub>OCP</sub> = 24 k $\Omega$	07.C	19	LN LN	A
	Overcurrent response time, latched	Resistor – programmable, nominal peak current in 1- $\Omega$ load, R <sub>OCP</sub> = 47 k $\Omega$	100%	19	T.M	A
I <sub>OCT</sub>	Overcurrent response time	Time from application of short condition to Hi-Z of affected half-bridge	N.10	150	Эм.	ns
I <sub>PD</sub>	Internal pulldown resistor at output of each half-bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.	NW.1	3	CO <sub>2</sub>	mA
STATIC DIGIT	AL SPECIFICATIONS	W.Ino CONT.	WW.	Ton	$_{\rm J}C^{\rm O}$	Nr.
VIH	High-level input voltage		1.9	1.100		V
V <sub>IL</sub>	Low-level input voltage	- INPUT_X, M1, M2, M3, RESET	N.A.	×110	1.45	V
I <sub>lkg</sub>	Input leakage current	WW. COM TW	NN	14.5	100	μA
OTW/SHUTDO	WN (SD)	NW.IVO CONL.		M.L		COM
R <sub>INT_PU</sub>	Internal pullup resistance, OTW1 to VREG, OTW2 to VREG, SD to VREG	WWW.100Y.COM.TW	20	26	33	kΩ
	W.100 OM.T.	Internal pullup resistor	3	3.3	3.6	
V <sub>OH</sub>	High-level output voltage	External pullup of 4.7 k $\Omega$ to 5 V	4.5		5	V
V <sub>OL</sub>	Low-level output voltage	$I_0 = 4 \text{ mA}$		200	500	mV
FANOUT	Device fanout OTW1, OTW2, SD, CLIP, READY	No external pullup		30		devices

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Copyright © 2009–2010, Texas Instruments Incorporated




SLES221C -JULY 2009-REVISED APRIL 2010






SLES221C-JULY 2009-REVISED APRIL 2010




Http://www.100y.com.tw




SLES221C -JULY 2009-REVISED APRIL 2010











#### **APPLICATION INFORMATION**

#### PCB MATERIAL RECOMMENDATION

FR-4 2-oz. (70 µm) glass epoxy material is recommended for use with the TAS5631. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance).

#### **PVDD CAPACITOR RECOMMENDATION**

The large capacitors used in conjunction with each full bridge are referred to as the PVDD capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well-designed system power supply, 1000 µF, 63 V support more applications. The PVDD capacitors should be the low-ESR type because they are used in a circuit associated with high-speed switching.

#### **DECOUPLING CAPACITOR RECOMMENDATION**

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good-quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 0.1-µF capacitor that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 63 V is required for use with a 50-V power supply.

#### SYSTEM DESIGN RECOMMENDATIONS

The following schematics and PCB layouts illustrate best practices in the use of the TAS5631. W.100Y.COM WW.100Y.COM.TW

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM.T



#### SLES221C - JULY 2009-REVISED APRIL 2010




Figure 14. Typical Differential (2N) BTL Application With BD Modulation Filters





100Y.COM.TW WT.MO: SLES221C -JULY 2009-REVISED APRIL 2010





Figure 15. Typical (2N) PBTL Application With AD Modulation Filters


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TEXAS INSTRUMENTS

www.ti.com

#### SLES221C - JULY 2009-REVISED APRIL 2010





WWW.100Y.COM.TW 料 886-3-5753170 勝 特力材 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.C



SLES221C -JULY 2009-REVISED APRIL 2010




Figure 17. Typical 2.1 System (2N) Input BTL and (1N) Input SE Application

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Product Folder Link(s): TAS5631

Copyright © 2009–2010, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

#### SLES221C - JULY 2009-REVISED APRIL 2010




Figure 18. Typical Differential Input BTL Application With BD Modulation Filters, DKD Package

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



SLES221C – JULY 2009 – REVISED APRIL 2010

#### THEORY OF OPERATION

#### POWER SUPPLIES

To facilitate system design, the TAS5631 needs only a 12-V supply in addition to the (typical) 50-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path, including gate drive and output stage, is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate-drive supply pins (GVDD\_X), bootstrap pins (BST\_X), and power-stage supply pins (PVDD\_X). Furthermore, an additional pin (VDD) is provided as a supply for all common circuits. Although supplied from the same 12-V source, it is highly recommended to separate GVDD\_A, GVDD\_B, GVDD\_C, GVDD\_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300 kHz to 4000 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X pin is decoupled with a  $2.2 \mu$ F ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5631 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5631 is fully protected against erroneous power-stage turnon due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the Recommended Operating Conditions table of this data sheet).

#### SYSTEM POWER-UP/POWER-DOWN SEQUENCE

#### Powering Up

The TAS5631 does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is recommended to hold RESET in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

#### Powering Down

The TAS5631 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.

TAS5631

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



www.ti.com

#### ERROR REPORTING

SLES221C-JULY 2009-REVISED APRIL 2010

The SD, OTW, OTW1, and OTW2 pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the  $\overline{SD}$  <u>pin going</u> low. Likewise,  $\overline{OTW}$  and  $\overline{OTW2}$  go low when the device junction temperature exceeds 125°C and  $\overline{OTW1}$  goes low when the junction temperature exceeds 100°C (see the following table).

SD	OTW1	OTW2, OTW	DESCRIPTION
0	0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	0	1	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 100°C (overtemperature warning)
0	1	1	Overload (OLP) or undervoltage (UVP)
17.C	0	0	Junction temperature higher than 125°C (overtemperature warning)
1	0	1	Junction temperature higher than 100°C (overtemperature warning)
1.1		1	Junction temperature lower than 100°C and no OLP or UVP faults (normal operation)

Note that asserting RESET low forces the SD signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system microcontroller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both  $\overline{SD}$  and  $\overline{OTW}$  outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the Electrical Characteristics table of this data sheet for further specifications).

#### **DEVICE PROTECTION SYSTEM**

The TAS5631 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5631 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the <sup>SD</sup> pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

BTL Mo	de	PBTL M	ode	SE Mode		
Local Error In	Turns Off	Local Error In	Turns Off	Local Error In	Turns Off	
A	AL BOM	A	W.LON	A		
В	A + B	В		В	A + B	
С		С	- A + B + C + D	С		
D	C + D	D N	AM. DON.CC	D	- C + D	

The device functions on errors, as shown in the following table.

Bootstrap UVP does not shut down according to the table; it shuts down the respective half-bridge.

#### **PIN-TO-PIN SHORT-CIRCUIT PROTECTION (PPSC)**

The PPSC detection system protects the device from permanent damage if a power output pin (OUT\_X) is shorted to GND\_X or PVDD\_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter, whereas PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup, i.e., when VDD is supplied; consequently, a short to either GND\_X or PVDD\_X after system startup does not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the start-up sequence and starts switching. The detection is controlled globally by a two-step sequence. The first step ensures that there are no shorts from OUT\_X to GND\_X; the second step tests that there are no shorts from OUT\_X to PVDD\_X. The total duration of this process is roughly proportional to the capacitance of the

	XAS ISTRUMENTS
--	-------------------

SLES221C – JULY 2009 – REVISED APRIL 2010

output LC filter. The typical duration is <15 ms/ $\mu$ F. While the PPSC detection is in progress,  $\overline{SD}$  is kept low, and the device does not react to changes applied to the RESET pin. If no shorts are present, the PPSC detection passes, and  $\overline{SD}$  is released. A device reset does not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations; the detection is not performed in SE mode. To make sure not to trip the PPSC detection system, it is recommended not to insert resistive load to GND\_X or PVDD\_X.

#### OVERTEMPERATURE PROTECTION

The two different package options have individual overtemperature protection schemes.

#### PHD Package

The TAS5631 PHD package option has a three-level temperature-protection system that asserts an active-low warning signal (OTW1) when the device junction temperature exceeds 100°C (typical), (OTW2) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is <u>put</u> into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

#### DKD Package

The TAS5631 <u>DKD</u> package option has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

#### UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR)

The UVP and POR circuits of the TAS5631 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach values stated in the Electrical Characteristics table. Although GVDD\_X and VDD are independently monitored, a supply-voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and SD being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

#### **DEVICE RESET**

When RESET is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high-impedance state when asserting the reset input low. Asserting the reset input low removes any fault information to be signaled on the SD output, i.e., SD is forced high. A rising-edge transition on the reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of SD.

#### SYSTEM DESIGN CONSIDERATIONS

A rising-edge transition on the reset input allows the device to execute the startup sequence and start switching.

Apply only audio when the state of READY is high; that starts and stops the amplifier without having audible artifacts that are heard in the output transducers. If an overcurrent protection event is introduced, the READY signal goes low; hence, filtering is needed if the signal is intended for audio muting in non-microcontroller systems.

The CLIP signal indicates that the output is approaching clipping. The signal can be used to either an audio volume decrease or intelligent power supply controlling a low and a high rail.

The device inverts the audio signal from input to output.

The VREG pin is not recommended to be used as a voltage source for external circuitry.

TAS5631




www.ti.com

#### SLES221C-JULY 2009-REVISED APRIL 2010

#### PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have good low-impedance and -inductance return path to the power supply for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit contains high, fast-switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing for the audio input should be kept short and together with the accompanying audio source ground. It is important to keep a solid local ground area underneath the device to minimize ground bounce.

Netlist for this printed circuit board is generated from the schematic in Figure 14.



**Note T1**: PVDD decoupling bulk capacitors C60–C64 should be as close as possible to the PVDD and GND\_X pins; the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.

**Note T2**: Close decoupling of PVDD with low-impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.

Note T3: Heat sink must have a good connection to PCB ground.

Note T4: Output filter capacitors must be linear in the applied voltage range, and preferably metal film types.

Figure 19. Printed Circuit Board – Top Layer


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## TAS5631

SLES221C -JULY 2009-REVISED APRIL 2010



Note B1: It is important to have a direct, low-impedance return path for high current back to the power supply. Keep

**Note B2**: Bootstrap low-impedance X7R ceramic capacitors placed on bottom side provide a short low-inductance current loop. WWW.100Y.COM.TW

Note B3: Return currents from bulk capacitors and output filter capacitors

Figure 20. Printed Circuit Board - Bottom Layer

#### **REVISION HISTORY**

REVISION HISTORY	
Changes from Original (July 2009) to Revision A	Page
Deleted Product Preview from the PHD package	
Changes from Revision A (September 2009) to Revision B	Page
Changed OLPC - Overload protection counter TYP value From: 1.3 To: 2.6 ms	
Changes from Revision B (January 2010) to Revision C	Page
<ul> <li>Deleted text form the last paragraph of the DESCRIPTION: Coupled with TI's class-G power-sup design for TAS563x, industry-leading levels of efficiency can be achieved.</li> </ul>	
Changed the front page illustration	
Changed Pin 41 From BST_C To BST_B in the PHD PACKAGE	

#### **PACKAGING INFORMATION**

STRUMENTS

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TAS5631DKD	ACTIVE	HSSOP	DKD	44	29	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
TAS5631DKDR	ACTIVE	HSSOP	DKD	44	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
TAS5631PHD	ACTIVE	HTQFP	PHD	64	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-5A-260C-24 HR
TAS5631PHDR	ACTIVE	HTQFP	PHD	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-5A-260C-24 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


/ Texas


INSTRUMENTS

#### TAPE AND REEL INFORMATION

W.100Y.COM.TW







Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AS5631DKDR	HSSOP	DKD	44	500	330.0	24.4	14.7	16.4	4.0	20.0	24.0	Q1
AS5631PHDR	HTQFP	PHD	64	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

WW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100

WWW.100Y.

Y.COM.TW

100Y.COM.TW

WWW.100Y.COM LOOX.COM.TW Pack Materials-Page 1 ai


N.WWW.II

TEXAS

INSTRUMENTS

# WWW.100Y.C PACKAGE MATERIALS INFORMATION

25-Mar-2010



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5631DKDR	HSSOP	DKD	44	500	346.0	346.0	41.0
TAS5631PHDR	HTQFP	PHD	64	1000	346.0	346.0	41.0

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.

WWW.100Y.CO

WWW.100Y.CC

WWW.100Y.COM.TW


ODY.COM.TW

100X.COM.TW

100Y.COM.TW Pack Materials-Page 2 . dı WWW.100Y.COM

DKD (R-PDSO-G44)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
   B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.15mm.
- D. The package thermal performance is optimized for conductive cooling with attachment to an external heat sink.
  - See the product data sheet for details regarding the exposed thermal pad dimensions.

## DKD (R-PDSO-G44)

### THERMAL PAD MECHANICAL DATA


PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.








#### **MECHANICAL DATA**

PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

