


SINGLE DIFFERENTIAL COMPARATOR

Check for Samples: TL331-Q1

FEATURES

- Qualified for Automotive Applications
- Single Supply or Dual Supplies
- Wide Range of Supply Voltage: 2 V to 36 V
- Low Supply-Current Drain Independent of Supply Voltage: 0.4 mA Typ.
- Low Input Bias Current: 25 nA Typ.
- Low Input Offset Voltage: 2 mV Typ.
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS



DESCRIPTION AND ORDERING INFORMATION

This device consists of a single voltage comparator designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible if the difference between the two supplies is 2 V to 36 V and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. To achieve wired-AND relationships, one can connect the output to other open-collector outputs.

ORDERING INFORMATION(1)

T _A	PAC	KAGE ⁽²⁾	ORDERABLE PART NU	MBER TOP-SIDE MARKING
-40°C to 85°C	SOT-23 – DBV	Reel of 3000	TL331IDBVRQ1	TQ1U
-40°C to 125°C	SOT-23 – DBV	Reel of 3000	TL331QDBVRQ1	T1RU

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Current values shown are nominal.

ABSOLUTE MAXIMUM RATINGS(1)

	DLUTE MAXIMUM RATINGS ⁽¹⁾ perating free-air temperature range (unless otherwise noted)	
V _{CC}	Supply voltage ⁽²⁾	36 V
√ _{ID}	Differential input voltage ⁽³⁾	±36 V
/ _I	Input voltage range (either input)	–0.3 V to 36 V
/ ₀	Output voltage	36 V
0	Output current	20 mA
	Duration of output short-circuit to ground (4)	Unlimited
_ J	Operating virtual junction temperature	150°C
Γ _{stq}	Storage temperature range	-65°C to 150°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential voltages, are with respect to the network ground.
- (3)Differential voltages are at IN+ with respect to IN-.
- (4)Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

Submit Documentation Feedback



THERMAL INFORMATION

	MAM. JOX.CO. TAN MAM. JOOX.C.	TL331-Q1	
	THERMAL METRIC ⁽¹⁾	DBV	UNIT
		5 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	218.3	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	87.3	°C/W
θ_{JB}	Junction-to-board thermal resistance (4)	44.9	°C/W
Ψυτ	Junction-to-top characterization parameter ⁽⁵⁾	4.3	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	44.1	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	°C/W

- For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

W	PARAMETER	TEST CONDITIONS ⁽¹⁾	T _A	MIN	TYP	MAX	UNIT
V =	TITY COM	$V_{CC} = 5 \text{ V to } 30 \text{ V}, V_{O} = 1.4 \text{ V},$	25°C	MAN OUT	2	5	\/
V _{IO}	Input offset voltage	$V_{IC} = V_{IC(min)}$	-40°C to 125°C	WWW.Ins	A COL	9	mV
	Input offset surrent	V 14V SIN 100	25°C	W.100	5	50	√nA
I _{IO}	Input offset current	$V_0 = 1.4 \text{ V}$	-40°C to 125°C	77 10	D.	250	ΠA
	Intilit bios summer COM	V _O = 1.4 V	25°C	MANA	-25	-250	nA
I _{IB}	Input bias current	$V_0 = 1.4 \text{ V}$	-40°C to 125°C	MMM	. No.	-400	na.
.,	Common-mode input voltage	W.100	25°C	0 to V _{CC} – 1.5	Ino	co_N	V
V_{ICR}	range ⁽²⁾	TIN WW 100X	-40°C to 125°C	0 to V _{CC} – 2	1.700,	- c0	M.V
A _{VD}	Large-signal differential-voltage amplification	V_{CC} = 15 V, V_{O} = 1.4 V to 11.4 V, R_{L} ≥ 15 kΩ to V_{CC}	25°C	50	200	V.C	V/mV
	High lovel output ourrent	V _{OH} = 5 V, V _{ID} = 1 V	25°C		0.1	50	nA
I _{OH}	High-level output current	V _{OH} = 30 V, V _{ID} = 1 V	-40°C to 125°C	u dia	- TXXI 1	00 1	μΑ
V	Law level output veltage	1 4 50 1/	25°C	W W	150	400	m\/
V_{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}, V_{ID} = -1 \text{ V}$	-40°C to 125°C		WW	700	mV
I _{OL}	Low-level output current	V _{OL} = 1.5 V, V _{ID} = -1 V	25°C	6		N'Ing	mA
Icc	Supply current	$R_1 = \infty$, $V_{CC} = 5 \text{ V}$	25°C	1.I.M	0.4	0.7	mA

All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

SWITCHING CHARACTERISTICS

mode voltage	e range is V _{CC+} – 1.5 V at 25°C, but either or both inputs ca	n go to 30 V without damage.		
SWITCHING	CHARACTERISTICS			
$V_{\rm CC} = 5 \text{ V}, T_{\rm A} =$	25°C	WW.1001.COM.1V	- XTXV	N.100
PARAMETER	TEST CONDITION	ONS	TYP	UNIT
Dannana tima	B. compared to 5.1/4h and b. 5.4 h.O. C. 45 a.5(1) (2)	100-mV input step with 5-mV overdrive	1.3	
Response time	R_L connected to 5 V through 5.1 k Ω , C_L = 15 pF ⁽¹⁾ (2)	TTL-level input step	0.3	μs

C_L includes probe and jig capacitance.

Product Folder Links: TL331-Q1

The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the commonmode voltage range is V_{CC+} – 1.5 V at 25°C, but either or both inputs can go to 30 V without damage.

The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

WWW.100Y.CO



REVISION HISTORY

EWW.100Y.COM.TW

Page
3
Page
N 3

100Y.COM.TW

Product Folder Links: TL331-Q1



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings (4)	Samples
TL331IDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TQ1U	Samples
TL331QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T1RU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL331-Q1:



PACKAGE OPTION ADDENDUM

WWW.100Y.COM.TW

HOOY, COM.TW

WWW.100Y.COM.TW

WWW.100X.C

100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM

100Y.COM.TW

INNY COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WWW.100Y.COM.TW

11-Apr-2013

Catalog: TL331

W.100Y.COM.TW NOTE: Qualified Version Definitions:


WWW.100Y.COM.TW Catalog - TI's standard catalog product WWW.100Y.COW.TW

wy.COM.TW


PACKAGE MATERIALS INFORMATION

31-Oct-2012 www ti com

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




100Y.COM.TW *All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran
TL331IDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

WWW.100Y.C

ov.COM.TW 31-Oct-2012 www ti com



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL331IDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
L331QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0


WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

