Features

- High Performance, Low Power AVR[®] 8-Bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 4/8/16/32K Bytes of In-System Self-Programmable Flash progam memory (ATmega48PA/88PA/168PA/328P)
 - 256/512/512/1K Bytes EEPROM (ATmega48PA/88PA/168PA/328P)
 - 512/1K/1K/2K Bytes Internal SRAM (ATmega48PA/88PA/168PA/328P)
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and QFN/MLF package Temperature Measurement
 - 6-channel 10-bit ADC in PDIP Package Temperature Measurement
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
- 1.8 5.5V for ATmega48PA/88PA/168PA/328P
- Temperature Range:
 - -40°C to 85°C
- Speed Grade:
 - 0 20 MHz @ 1.8 5.5V
- Low Power Consumption at 1 MHz, 1.8V, 25°C for ATmega48PA/88PA/168PA/328P:
 - Active Mode: 0.2 mA
 - Power-down Mode: 0.1 µA
 - Power-save Mode: 0.75 µA (Including 32 kHz RTC)



8-bit **AVR**[®] Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash

ATmega48PA ATmega88PA ATmega168PA ATmega328P


Summary


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Rev. 8161DS-AVR-10/09



1. Pin Configurations







1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 76 and "System Clock and Clock Options" on page 26.

1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 28-3 on page 308. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 79.

1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.



The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 82.

1.1.7 AV_{cc}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)


In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.



2. Overview

The ATmega48PA/88PA/168PA/328P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48PA/88PA/168PA/328P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting



architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48PA/88PA/168PA/328P provides the following features: 4/8/16/32K bytes of In-System Programmable Flash with Read-While-Write capabilities, 256/512/512/1K bytes EEPROM, 512/1K/1K/2K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48PA/88PA/168PA/328P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48PA/88PA/168PA/328P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P

The ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48PA	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88PA	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168PA	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector
ATmega328P	32K Bytes	1K Bytes	2K Bytes	2 instruction words/vector

 Table 2-1.
 Memory Size Summary

ATmega88PA, ATmega168PA and ATmega328P support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48PA, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.



3. Resources

WWW.100

WWW.100Y.COM. A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

W.100X.COM.TW **Data Retention** 4. WWW.100Y

WW.100Y.COM.TW Reliability Qualification results show that the projected data retention failure rate is much less W.1005 WWW.100Y.COM than 1 PPM over 20 years at 85°C or 100 years at 25°C. WWW.100Y.COM.TW



100Y.COM.TW **Register Summary** 5.

ddress	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	<u> </u>		. Con	-71	-			1 () <u>2</u> ()	
(0xFE)	Reserved	-	-		-0 <u>N</u> -		- N-	T CU	-	
(0xFD)	Reserved	<u> </u>		1012.	-1.1	-		100 F.	<u></u>	
(0xFC)	Reserved			N • -	CO-			-10		
(0xFB)	Reserved			3003	-	-	-	1104	OM-	
(0xFA)	Reserved				A COM	- //				
(0xF9) (0xF8)	Reserved Reserved					 	- 1	<u> </u>	CONT	
(0xF7)	Reserved		_			_		1003	-0-1-1-	
(0xF6)	Reserved		_	<u></u>						Ń
(0xF5)	Reserved	- F.F.	_		00 - 00	Λ^{3}	_	-100	ANI	
(0xF4)	Reserved	0			100	-1			N.C.	W
(0xF3)	Reserved	-A-	_		<u> 100 -</u> (NI-E	-	1.10	CON	1
(0xF2)	Reserved	002	- 12	<u> </u>	Not Not	17-	- 1		07	TW
(0xF1)	Reserved	-GN-	-	-	1.100					
(0xF0)	Reserved	1.02			. Colle		-		100×-	V.C.N.
(0xEF)	Reserved	Mon N		=	N.1-	- 0 Mr	-si =		T CU	
(0xEE)	Reserved	2.5		-	1007				1002.	N.L.Y
(0xED)	Reserved		-	-	1 N ·	CON	- 17	Ŧ	- C	No.
(0xEC)	Reserved	10X-	1-22		-1007		<u> </u>	<u></u>	N 10 ⁻	M.L
(0xEB)	Reserved	$-\frac{1}{\sqrt{2}}c^{0}$	-	-	NN-	J COM		N Vo	- 1	WT I
(0xEA)	Reserved	00	E F	- 1						CONL.
(0xE9)	Reserved	<u>-1C</u>		-						Th
(0xE8)	Reserved	104 2	- T	-			<u> </u>		-10°	CON
(0xE7)	Reserved			<u> </u>			- T		- 100	
(0xE6)	Reserved	N.14	COL	-	-		<u> </u>	-		V COM
(0xE5)	Reserved		-	<u> </u>				-	- 10	
(0xE4) (0xE3)	Reserved Reserved		7 COM- 3			C	<u>- av</u>			N.COF
(0xE2)	Reserved	-100		_		<u> 195</u>			- 11-	COM-
(0xE1)	Reserved			27	2011	-		<u> </u>		ANT
(0xE0)	Reserved	011				T1.1				100N
(0xDF)	Reserved		N. COM	N2m -	- 11	- 000		<u> </u>	<u>N_</u>	1001
(0xDE)	Reserved	. (7 4	0	Nr.	-	AN-	- COM-		V VII-	··· CO3
(0xDD)	Reserved		. 00 <u>-</u>	WF .	- 71	- 100		<u></u>	<u> </u>	11001
(0xDC)	Reserved			DATE A	-		. TEOP			N. C.
(0xDB)	Reserved	N 1	100 1.0	E T			07- 07	<u> </u>	_	N 100 -
(0xDA)	Reserved	- TAN		One a	- I		CO'			N.V.
(0xD9)	Reserved		-1101.	1.1	_			1.1	-	100
(0xD8)	Reserved			COE	<n -<="" td=""><td></td><td>ant.C</td><td>War.</td><td></td><td>Yoo.</td></n>		ant.C	War.		Yoo.
(0xD7)	Reserved	74	1-00-	- A	-	-	100-		-	N.IV.
(0xD6)	Reserved	N		LCC	- W.		.Yoo	17-	- <	1001
(0xD5)	Reserved		-100	Mo	<u> </u>		1.10-	-014		W.V.
(0xD4)	Reserved			<u> </u>	-117-	4	-1001.	T. J.	-	100
(0xD3)	Reserved	-	N. A.		_		N.)-	CO ^{TO}	- T	N NY
(0xD2)	Reserved		-	<u>- 10</u>	T T					7 F
(0xD1)	Reserved	-				-		A.COM	-W	
(0xD0)	Reserved	_				- \		M		
(0xCF)	Reserved	-	THE PARTY IS		- TH	-		NA CUM	-	
(0xCE) (0xCD)	Reserved Reserved	-		101-1-	01-1				-	
(0xCD) (0xCC)	Reserved		<u> </u>							
(0xCC) (0xCB)	Reserved				<u></u>		_			
(0xCA)	Reserved	_		1-001	- C.T				_	
(0xC9)	Reserved	_			COM	_	_	_	_	
(0xC8)	Reserved	-	_ {}	001-100	_	-	_	_	-	
(0xC7)	Reserved	-		NNT	_	_	-	_	-	
(0xC6)	UDR0					Data Register				189
(0xC5)	UBRR0H					, , , , , , , , , , , , , , , , , , ,	USART Baud R	ate Register High		193
(0xC4)	UBRR0L				USART Baud R	ate Register Low				193
(0xC3)	Reserved	_	_	_	_	_	_	_	_	



Address	Name	Bit 7 📢	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIEO	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	190
(0xC0)	UCSR0A	RXC0	TXCO	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	189
(0xBF)	Reserved	<ī -		- C						
(0xBE)	Reserved	-		100-	-M-				1	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	A TANK	239
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	$\overline{-}$	TWIE	236
(0xBB)	TWDR	TINIAG	THAT	TIMAA		face Data Registe		THAN	THOOF	238
(0xBA) (0xB9)	TWAR TWSR	TWA6 TWS7	TWA5 TWS6	TWA4 TWS5	TWA3 TWS4	TWA2 TWS3	TWA1	TWA0 TWPS1	TWGCE TWPS0	239 238
(0xB8)	TWBR	1007	11100	1005	2-wire Serial Interf			I IWI OI	1111 00	236
(0xB7)	Reserved			- 400	·	-	12	-10-07.	- t	
(0xB6)	ASSR	Nr	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	158
(0xB5)	Reserved			= 1	101	TIT			1.10	
(0xB4)	OCR2B) l'Are	-		imer/Counter2 Outp			1111	1.00	156
(0xB3)	OCR2A	ON.			imer/Counter2 Outp		ster A	NALIUV	-TCOM.	156
(0xB2) (0xB1)	TCNT2 TCCR2B	FOC2A	FOC2B		-	unter2 (8-bit) WGM22	CS22	CS21	CS20	156 155
(0xB1) (0xB0)	TCCR2B TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0		-	WGM21	WGM20	155
(0xB0) (0xAF)	Reserved	-	-	-	-	on-th	-	-	-	1
(0xAE)	Reserved	T COM	- 12		.Var	- av	-		00Y-00	WT .
(0xAD)	Reserved	Ma r	<u> </u>	-	N.140	-0 <u>1</u> -1-	-			NL
(0xAC)	Reserved	N.C-OM	- FYT	-11	-07		- 10	1 7	1007.0	WTM
(0xAB)	Reserved		<u></u>	-	N.LOU	CON	-			WT TH
(0xAA) (0xA9)	Reserved Reserved		N.3-1			COM.	-		N.10 -	ONLY
(0xA9) (0xA8)	Reserved						T			William Control
(0xA0) (0xA7)	Reserved	1 <u>00 -</u> .	M2	_	10	- CON	- 1		N	COM
(0xA6)	Reserved	100-Y.C	NT-			01	1.7.7	_ ~	-1400×	T.M.
(0xA5)	Reserved		•O <u>N</u> F.	<1 -	- N-					
(0xA4)	Reserved		- T 1-	_		001-	- A.		100	A AND
(0xA3)	Reserved	N	COL	- 1		<u>-7 C</u>				N.C.
(0xA2)	Reserved	TOUL		-		100-	ON-	_	N.V.	
(0xA1) (0xA0)	Reserved Reserved	-100	7 (C)=2 						- < 1	Month Month
(0xA0) (0x9F)	Reserved				-s7W					N.CUM
(0x9E)	Reserved	-110			_	x11002.	- N-	_		TON CON
(0x9D)	Reserved	T N T	N.COr	1 ,	- NV		.00	- N7	N_N.	. 1007.0
(0x9C)	Reserved	- IX-	O		-		- CEN-	~		100
(0x9B)	Reserved		1.00	NT.		- 100	Y	TV-	4	1001.
(0x9A)	Reserved			<u> </u>	-		J.COM	1	-	A C
(0x99) (0x98)	Reserved Reserved		100		- 1		<u> </u>	<u> </u>	-	W.L
(0x98) (0x97)	Reserved				<u> </u>					1101.
(0x97) (0x96)	Reserved		N.J.	CO2		N.	- CC			NN. V
(0x95)	Reserved		-001	- 1	<u> </u>	W T	1002	-1-	_ ^^	<u>100 x</u>
(0x94)	Reserved		$N \cdot F$	1 CGIVE	- 10-	N VE			- <	Tool IV
(0x93)	Reserved		-100	- M	<u> </u>	<u></u>	V100		_	N.100
(0x92)	Reserved			ACDY'	- Arm		- Tool		- N	Jar VI
(0x91)	Reserved	_			-	<u> </u>	N.1-0	COHI	-	WW.L
(0x90) (0x8F)	Reserved Reserved	-		101-0			<u> </u>	- <u>-</u>	-	
(0x8F) (0x8E)	Reserved	-						V.C.	- W	
(0x8D)	Reserved	_		100	M.E	-	111	C-ON	-	
(0x8C)	Reserved	-	AN AN AN	-1.C	Wn-	- 1		N	-	
(0x8B)	OCR1BH		in the second second	Timer/C	Counter1 - Output C	ompare Register E	3 High Byte	y -		132
(0x8A)	OCR1BL		N.V.	21.1112	Counter1 - Output C					132
(0x89)	OCR1AH				Counter1 - Output C					132
(0x88)	OCR1AL		M.,		Counter1 - Output C					132
(0x87) (0x86)	ICR1H ICR1L		PID -		r/Counter1 - Input C er/Counter1 - Input C		* .			133 133
(0x86) (0x85)	TCNT1H				mer/Counter1 - Input C					133
(0x84)	TCNT1L		Ŵ		mer/Counter1 - Cou					132
(0x83)	Reserved	-	-	-			-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	131
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	130



Address	Name	Bit 7 🔨	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7F)	DIDR1				=<1	=		AIN1D	AINOD	244
(0x7E)	DIDRO	-	1	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	261
(0x7D)	Reserved	sī -			Ares -				-Nm	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	-Ma	MUX3	MUX2	MUX1	MUX0	257
(0x7B)	ADCSRB	-	ACME		NT-		ADTS2	ADTS1	ADTS0	260
(0x7A)	ADCSRA ADCH	ADEN	ADSC	ADATE	ADIF	ADIE gister High byte	ADPS2	ADPS1	ADPS0	258 260
(0x79) (0x78)	ADCH	T III	NY.	AT 100 1		gister Low byte		<u>1011 F.</u>	N.	260
(0x77)	Reserved	-	- N N	- 00	-	-		100-1-0	TT-N	200
(0x76)	Reserved	1.1 -	-	N-LOU	- CGN				ONT -	
(0x75)	Reserved	N=n-	- 🔊	- 10	1	C/N -	17	-100 Y.	The second se	
(0x74)	Reserved	<u> </u>	-		COMP.			-	COF	N
(0x73)	Reserved	V.E.V	- /		1	111	20	TALLEUV *		
(0x72) (0x71)	Reserved Reserved	-7V	-	<u> </u>	on title	275			- 1	
(0x71) (0x70)	TIMSK2	ONE		W.	- CO	=<1	OCIE2B	OCIE2A	TOIE2	157
(0x6F)	TIMSK1		N _	ICIE1	100 -	1.1	OCIE1B	OCIE1A	TOIE1	133
(0x6E)	TIMSK0	COL	- Ja-	N VELO	-V.C	Ave-	OCIE0B	OCIE0A	TOIE0	105
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	68
(0x6C)	PCMSK1		PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	68
(0x6B)	PCMSK0 Reserved	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0 -	68
(0x6A) (0x69)	Reserved EICRA	- 01	1.1			- ISC11	- ISC10	- ISC01	- ISC00	65
(0x69) (0x68)	PCICR					-	PCIE2	PCIE1	PCIE0	00
(0x67)	Reserved	- ~0	M	-	TAL TON	COM-			N.10	OW.
(0x66)	OSCCAL	. N. V.	WT.	V	Oscillator Calib	pration Register	TW	N	1002.	37
(0x65)	Reserved		01	-		EON				COM AN
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0		PRTIM1	PRSPI	PRUSART0	PRADC	42
(0x63) (0x62)	Reserved Reserved		-x T	N <u>-</u>		002	12			L.U.
(0x62) (0x61)	CLKPR	CLKPCE	CO20-			CLKPS3	CLKPS2	CLKPS1	CLKPS0	37
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	54
0x3F (0x5F)	SREG	Nº1	$_{1}$ C $\mathbf{T}^{Y^{*}}$	Н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	-100	Ma-		-	<u>109</u>	(SP10) ^{5.}	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C) 0x3B (0x5B)	Reserved Reserved	NY.	101	<u></u>			CO	- 77		.CUM
0x3A (0x5A)	Reserved	1	00 2 2	M.ª_	_	100	-Me	_		1.10
0x39 (0x59)	Reserved		4.00	W.			Y	TVL		-11001.
0x38 (0x58)	Reserved	N	The -	M-2	-	. v1. 1	- CON			N.F.
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}	-1	(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	284
0x36 (0x56)	Reserved	- TWN	-	-	-		MECO.		-	14/00/00
0x35 (0x55) 0x34 (0x54)	MCUCR MCUSR		BODS -	BODSE	PUD -	- WDRF	- BORF	IVSEL EXTRF	IVCE PORF	44/62/86 54
0x33 (0x53)	SMCR		-001	- 11	<u> </u>	SM2	SM1	SM0	SE	40
0x32 (0x52)	Reserved		N.2	1 CONA	- 14				- <	NWWWW AND
0x31 (0x51)	Reserved	- 14	100	Mart 1	- "	<u></u>	s 100 ***	-014.1	-	100
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	242
0x2F (0x4F)	Reserved				-	–	N.1-00	COHI-	-	100
0x2E (0x4E) 0x2D (0x4D)	SPDR SPSR	SPIF	WCOL		SPI Data	a Register	100	AM	SPI2X	169 168
0x2D (0x4D) 0x2C (0x4C)	SPSR	SPIF	SPE	DORD	 MSTR	CPOL	CPHA	SPR1	SPI2X SPR0	167
0x2B (0x4B)	GPIOR2		100	100		se I/O Register 2	AN. 100	CON		25
0x2A (0x4A)	GPIOR1		NW.			e I/O Register 1	141	N.C.		25
0x29 (0x49)	Reserved	-		100	ONL	-	L. VEN.L	-	-	
0x28 (0x48)	OCR0B		N.M.	21.11112	mer/Counter0 Outp					
0x27 (0x47)	OCR0A		Win a	J. J. J.	mer/Counter0 Outp		ster A			
	TCNT0 TCCR0B	FOC0A	FOC0B	<u>1012</u>	l imer/Cou	nter0 (8-bit) WGM02	CS02	CS01	CS00	
0x26 (0x46)	TUCHUD	COM0A1	COM0A0	COM0B1	COM0B0	- WGM02	-	WGM01	WGM00	
0x26 (0x46) 0x25 (0x45)	TCCR0A									
0x26 (0x46)	TCCR0A GTCCR	TSM		NV-	-	-	-	PSRASY	PSRSYNC	137/159
0x26 (0x46) 0x25 (0x45) 0x24 (0x44)					– EEPROM Address I			PSRASY	PSRSYNC	137/159 21
0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	GTCCR				EEPROM Address	Register High By	te) ^{5.}	PSRASY	PSRSYNC	



										_
Address	Name	Bit 7 🔨	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1D (0x3D)	EIMSK	-	AT NEW -	CO ¹	NT.	=		INT1	INT0	66
0x1C (0x3C)	EIFR	_		002	-1. Ma	_ ~		INTF1	INTF0	66
0x1B (0x3B)	PCIFR	1 – 10					PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-		1002	-Ma	-	N.IV			
0x19 (0x39)	Reserved	-	- AFN Y	- TV	War-				PT-	
0x18 (0x38)	Reserved	-	_	N 109 -		-	TY.		N1	
0x17 (0x37)	TIFR2	- 1		= - 1	- TV	-	OCF2B	OCF2A	TOV2	157
0x16 (0x36)	TIFR1	1		ICF1	-071·*	-	OCF1B	OCF1A	TOV1	134
0x15 (0x35)	TIFR0	A.		= 001	· - · ·	- 19	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-		G	-	-TXN		010-	
0x13 (0x33)	Reserved			00	Y	CV -			T. Bar	
0x12 (0x32)	Reserved		-		COM.	T			COP-	N
0x11 (0x31)	Reserved	The second se	- 7		$0^{\gamma} = -1$	TH		10	1. Ar	
0x10 (0x30)	Reserved		_	- ALAN						N.
0x0F (0x2F)	Reserved		-		001:	<u>1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -</u>	_ ~		Mo	
0x0E (0x2E)	Reserved	025.	sī -	AN		-TAN			N.C.	W
0x0D (0x2D)	Reserved		_	N 1	100 <u>2</u> .	- A.	-		- and	
0x0C (0x2C)	Reserved	COZ	- 182	A NEW YORK		Are-			N.C.	WT.
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	87
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	87
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	87
0x08 (0x28)	PORTC	V.C.	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	-0	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26) 🚽	PINC		PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	86
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	86
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	86
0x02 (0x22)	Reserved	A OF	- TV	-	10	01	LT.	_	400 ×	Mo
0x01 (0x21)	Reserved		<u>0 N7.</u>	«1 –	- W-					J.C.
0x0 (0x20)	Reserved		- « T	N		003-	- K - L - L - L - L - L - L - L - L - L	_		

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48PA/88PA/168PA/328P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88PA.



Instruction Set Summary 6.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
			Operation	Flays	#CIUCKS
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI SBC	Rd, K Rd, Rr	Subtract Constant from Register Subtract with Carry two Registers	$Rd \leftarrow Rd - K$ $Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR ORI	Rd, Rr Rd, K	Logical OR Registers Logical OR Register and Constant	$Rd \leftarrow Rd v Rr$ $Rd \leftarrow Rd v K$	Z,N,V Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC DEC	Rd Rd	Increment Decrement	$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	
CLR 🔨	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	11
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU FMUL	Rd, Rr Rd, Rr	Multiply Signed with Unsigned Fractional Multiply Unsigned	$\frac{\text{R1:R0} \leftarrow \text{Rd x Rr}}{\text{R1:R0} \leftarrow (\text{Rd x Rr}) << 1}$	Z,C Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS	OUT. SULLY Y	100 -01.1	N.IV.	CON
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
		Indirect Jump to (Z)		None	2
JMP ⁽¹⁾ RCALL	k k	Direct Jump Relative Subroutine Call	$PC \leftarrow k$ $PC \leftarrow PC + k + 1$	None None	3
ICALL		Indirect Call to (Z)	PC ~ Z	None	3
CALL ⁽¹⁾	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI	15	Interrupt Return		I. N.	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP CPC	Rd,Rr Rd,Rr	Compare Compare with Carry	Rd – Rr Rd – Rr – C	Z, N,V,C,H Z, N,V,C,H	
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1.1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS BRBC	s, k s, k	Branch if Status Flag Set Branch if Status Flag Cleared	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$ if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None None	1/2
BREQ	k k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRLO BRMI	k k	Branch if Lower Branch if Minus	if (C = 1) then PC \leftarrow PC + k + 1 if (N = 1) then PC \leftarrow PC + k + 1	None None	1/2
BRPL	k k	Branch if Plus	if (N = 1) then PC \leftarrow PC + k + 1 if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC BRVS	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1 if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
onvo	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1 if (V = 0) then PC \leftarrow PC + k + 1	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ($I = 0$) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS	NWW COM AN	NW TO OV.	N.	
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR ROL	Rd	Logical Shift Right Rotate Left Through Carry	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	<u>OT</u>	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	CU ^s	Set Carry		C	1
CLC SEN	.19 200	Clear Carry Set Negative Flag	$C \leftarrow 0$ N $\leftarrow 1$	CN	1
CLN	1.1001.00	Clear Negative Flag	$N \leftarrow 1$ $N \leftarrow 0$	N	1
SEZ	N	Set Zero Flag	Z ← 1	Z	1
CLZ	1001.	Clear Zero Flag	Z ← 0	Z	1
SEI	VV- VI	Global Interrupt Enable	l ←1		1
CLI	N.100	Global Interrupt Disable	1←0	Log COM	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS	N.IV.	Clear Signed Test Flag	S ← 0	S	1
SEV CLV	001	Set Twos Complement Overflow.	$V \leftarrow 1$	V	1
SET		Clear Twos Complement Overflow Set T in SREG	V ← 0 T ← 1	T	1
CLT	10	Clear T in SREG	$T \leftarrow 0$	T	P 1
SEH		Set Half Carry Flag in SREG	H ← 1	H 100 2	
CLH		Clear Half Carry Flag in SREG	H ← 0	H A	
DATA TRANSFER I					
	NSTRUCTIONS	1002. 2011 11. 2011	M. M. F	100	con.
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	COL
MOV MOVW	Rd, Rr Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	COM.
MOV MOVW LDI	Rd, Rr Rd, Rr Rd, K	Copy Register Word Load Immediate	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$	None None	C.C.
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X	Copy Register Word Load Immediate Load Indirect	$\begin{array}{c} Rd{+}1:\!Rd\leftarrowRr{+}1:\!Rr\\ \\ Rd\leftarrowK\\ \\ \\ Rd\leftarrow(X) \end{array}$	None None None	1 1 2
MOV MOVW LDI LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd{\leftarrow}1:Rd\leftarrowRr{+}1:Rr\\ \\ Rd\leftarrowK\\ \\ Rd\leftarrow(X)\\ \\ \\ Rd\leftarrow(X),X\leftarrowX{+}1 \end{array}$	None None None None	1 1 2 2
MOV MOVW LDI LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X	Copy Register Word Load Immediate Load Indirect	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$ $X \leftarrow X - 1, Rd \leftarrow (X)$	None None None None None	1 1 2
MOV MOVW LDI LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{array}{c} Rd{\leftarrow}1:Rd\leftarrowRr{+}1:Rr\\ \\ Rd\leftarrowK\\ \\ Rd\leftarrow(X)\\ \\ \\ Rd\leftarrow(X),X\leftarrowX{+}1 \end{array}$	None None None None	1 1 2 2 2 2
MOV MOVW LDI LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, - X	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$ $X \leftarrow X - 1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None None None None None	1 1 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IKI + I:Rd \leftarrow Rr + I:Rr \\ \\ Rd \leftarrow K \\ \\ Rd \leftarrow (X) \\ \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ \\ \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ \\ \\ Rd \leftarrow (Y) \\ \\ \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \end{array}$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, Y+ Rd, - Y Rd, Y+q Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$\begin{array}{c} Rd \leftarrow IKI \cdot Rd \leftarrow Rr + 1:Rr \\\\ Rd \leftarrow K \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (Z) \\\\ \end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y+ Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Y Rd, Z Rd, Z+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IKI \cdot Rd \leftarrow Rr + I \cdot Rr \\ \hline Rd \leftarrow (X) \\ \hline Rd \leftarrow (X), X \leftarrow X + 1 \\ \hline X \leftarrow X - 1, Rd \leftarrow (X) \\ \hline Rd \leftarrow (Y), X \leftarrow X + 1 \\ \hline X \leftarrow X - 1, Rd \leftarrow (X) \\ \hline Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Y - q) \\ \hline Rd \leftarrow (Y - q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \hline \end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LDD LDD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z+ Rd, Z+ Rd, -Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IK I \cdot Rd \leftarrow R r + 1 : Rr \\ \hline Rd \leftarrow K \\ \hline Rd \leftarrow (X) \\ \hline Rd \leftarrow (X), X \leftarrow X + 1 \\ \hline X \leftarrow X - 1, Rd \leftarrow (X) \\ \hline Rd \leftarrow (Y) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \vdash (Z) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \vdash (Z) \\ \hline (Z) \hline (Z) \hline (Z) \hline (Z) \hline (Z) \\ \hline (Z) \hline (Z) \hline (Z) \hline (Z) $	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Y Rd, Y+ Rd, Y Rd, Y Rd, Y Rd, Z Rd, Z+ Rd, -Z Rd, Z+q	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z Rd, Z+ Rd, Z+q Rd, X+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect model Pre-Dec. Load Indirect from SRAM	$\begin{array}{c} Rd \leftarrow IKI \cdot Rd \leftarrow Rr + I \cdot Rr \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (Z) \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (K) \\\\ \end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Y Rd, Y+ Rd, Y Rd, Y Rd, Y Rd, Z Rd, Z+ Rd, -Z Rd, Z+q	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z+ Rd, K X, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect model Post-Inc. Load Indirect model Post-Inc. Load Indirect model Post-Inc. Load Indirect model Post-Inc. Load Indirect from SRAM Store Indirect	$\begin{array}{c} Rd \leftarrow IKI + I:Rd \leftarrow Rr + I:Rr \\\\ Rd \leftarrow K \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (Z) \\\\ Rd \leftarrow (K) \\\\ (X) \leftarrow Rr \\\end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z+ Rd, K X, Rr X+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect U Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IKI + I:Rd \leftarrow Rr + I:Rr \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y), X \leftarrow X + 1 \\\\ Y \leftarrow Y - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\\\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\\\ Rd \leftarrow (Y + q) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z - q) \\\\ Rd \leftarrow (Z - q) \\\\ Rd \leftarrow (K + q) \\\\ Rd \leftarrow (k) \\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \\\\ \end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, -X Rd, Y Rd, Y+ Rd, Y+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Store Indirect from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow IKI \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Z Rd, Z Rd, Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. <td< td=""><td>$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\$</td><td>None None None <!--</td--><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></td></td<>	$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\$	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Z Rd, Z+ Rd, K X, Rr X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect from SRAM Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rf \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ Y + q) \leftarrow Rr \\ Rr \\ (Y + q) \leftarrow Rr \\ Rr \\ Y \leftarrow Y + q \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Rr \\ Y \leftarrow Rr \\ Rr $	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LDD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow I K I Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rf \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (R$	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LDD LD ST ST ST ST ST ST ST ST ST ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Z Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rf \\ K \\ K$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST ST ST ST ST ST ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - Y, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z, Rr Z+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. S	$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rd \\ K \\ R \\ K \\ K$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST ST ST ST ST ST ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, Y Rd, Z Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow IK \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rf \\ K \\ K$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Y Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z, Rr Z+q, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. <	$\begin{array}{c} Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ Rf \\ X \land X \\ X \land X \\ X \land X \\ X \land X \\ X \\ X \leftarrow Rr \\ X \land X \\ X \\ X + Rr \\ X \leftarrow X + 1 \\ X \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ X \\ X \leftarrow X \\ X $	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Y Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr Z, Rr Z+q, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (X) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \\ (K) \\ Rr \\ (K) \leftarrow Rr \\ (Rr \\ Rr \\ (K) \leftarrow Rr \\ (Rr \\ (K) \leftarrow Rr \\ (R$	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y Rd, Y+ Rd, Y+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Rr X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect to SRAM Load Program Memory	$\begin{array}{c} Rd+1:Rd\leftarrowRr+1:Rr\\ \\ Rd\leftarrowK\\ \\ Rd\leftarrow(X), X\leftarrowX+1\\ \\ X\leftarrowX-1, Rd\leftarrow(X)\\ \\ \\ Rd\leftarrow(Y)\\ \\ \\ Rd\leftarrow(Y)\\ \\ \\ Rd\leftarrow(Y)\\ \\ \\ Rd\leftarrow(Y)\\ \\ \\ \\ Rd\leftarrow(Z)\\ \\ \\ \\ \\ Rd\leftarrow(Z)\\ \\ \\ \\ \\ \\ Rd\leftarrow(Z)\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	None None </td <td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD ST	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y- Rd, Y+ Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr Y, Rr Y, Rr Y+q, Rr -Z, Rr Z+R, Rr -Z, Rr Z+Q, Rr k, Rr Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect to SRAM Load Program Memory Load Program Memory Load Program Memory Load Program Memory	$\begin{array}{c} Rd \leftarrow I K I Rd \leftarrow K \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (Z) \\\\ Rd \leftarrow (X) \\\\ (X) \leftarrow Rr \\\\ (Y) \leftarrow Rr \\\\ (Z) \leftarrow Rr \\\\ (Z) \leftarrow Rr \\\\ (Z) \leftarrow Rr \\\\ Ro \leftarrow (Z) \\\\ Rd \leftarrow Rr \\\\ Ro \\\\ Rd \\\\ $	None None <t< td=""><td>1 2 3 3 3</td></t<>	1 2 3 3 3
MOV MOVW LDI LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, Y Rd, Y+ Rd, Y+ Rd, Y+ Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Rr X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory Load Program Memory Load Program Memory Load Program Memory and Post-Inc </td <td>$\begin{array}{c} Rd \leftarrow I K I Rd \leftarrow Rr + I : Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ Rd \leftarrow (Z) \\ Rd \leftarrow Rr \\ \end{split}$</td> <td>None None None <t< td=""><td>1 1 2</td></t<></td>	$\begin{array}{c} Rd \leftarrow I K I Rd \leftarrow Rr + I : Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ Rd \leftarrow (Z) \\ Rd \leftarrow Rr \\ \end{split}$	None None <t< td=""><td>1 1 2</td></t<>	1 1 2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN	STRUCTIONS	VI SI 100 L. OMILL	The solution		
NOP		No Operation	NW WILL	None	1
SLEEP	T.I.	Sleep	(see specific descr. for Sleep function)	None	1
WDR	UN	Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



W.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW **Ordering Information** 7.

7.1 ATmega48PA

ATmega48	PA			
Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
20 ⁽³⁾	1.8 - 5.5	ATmega48PA-AU ATmega48PA-MMH ⁽⁴⁾ ATmega48PA-MU ATmega48PA-PU	32A 28M1 32M1-A 28P3	Industrial (-40°C to 85°C)

1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information Note: and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

4. NiPdAu Lead Finish.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)



7.2 ATmega88PA

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Rang
100X. M.I.	N N	ATmega88PA-AU	32A	01.1
20 ⁽³⁾		ATmega88PA-MMH ⁽⁴⁾	28M1	Industrial
20(*)	1.8 - 5.5	ATmega88PA-MU	32M1-A	(-40°C to 85°C)
		ATmega88PA-PU	28P3	CONT

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

WWW.100

WWW.100Y.COM.

4. NiPdAu Lead Finish.

	WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW
	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)



ATmega168PA 7.3

$C_{\rm record}$ (MUL=)(3)	Dever Complex	$O_{rdeviner} O_{ede}(2)$	Deelse re(1)	Onenetienel Dene
Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
1001. ON!		ATmega168PA-AU	32A	ON
N.100 COM.	TH IS FRINK	ATmega168PA-AU ATmega168PA-MMH ⁽⁴⁾	32A 28M1	Op.
20	1.8 - 5.5	ATmega168PA-MU	32M1-A	(-40°C to 85°C)
1001.		ATmega168PA-PU	28P3	ON.

WWW.100Y.COM

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

3. See "Speed Grades" on page 312.

4. NiPdAu Lead Finish.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)



7.4 ATmega328P

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾ ATmega328P- AU	Package ⁽¹⁾ 32A	Operational Range
20 ⁽³⁾	10 5 5		32M1-A	Industrial
20	1.8 - 5.5	ATmega328P- MU ATmega328P- PU	28P3	(-40°C to 85°C)

WWW.100Y.COM.

WWW.100

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


3. See Figure 28-1 on page 316. WWW.100Y

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)



Packaging Information 8.

32A 8.1



1. This package conforms to JEDEC reference MS-026, Variation ABA.

WWW.100Y.COM

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum

plastic body size dimensions including mold mismatch.

3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	M-TW	-	1.20	W.10
A1	0.05	<u> </u>	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	M.W.
D1	6.90	7.00	7.10	Note 2
E)()	8.75	9.00	9.25	14.
E1 00	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
C	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

	10/5/2001	
		DRAWING NO. REV.
San Jose,	ard Parkway CA 95131 32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thi 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Pa	Ý I 32A I B




Notes:

8.2 28M1


WWW.10

1 2


3



TOP VIEW



Note: The terminal #1 ID is a Laser-marked Feature.



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	0.80	0.90	1.00	100
A1	0.00	0.02	0.05	N.100
b	0.17	0.22	0.27	-st 10
C	T	0.20 REF	NN	
D	3.95	4.00	4.05	111.
D2	2.35	2.40	2.45	WW.
LIE .	3.95	4.00	4.05	
E2	2.35	2.40	2.45	
е	Y.COF	0.45		
M.F.	0.35	0.40	0.45	
у	0.00	-	0.08	
К	0.20	_	_	

10/24/08

		у у	0.00	- 0.08	
Ν	Note: The terminal #1 ID is a Laser-marked Feature. K				
	W	WW.100Y.CO.	_		0/24/08
		TITLE	GPC	DRAWING NO.	REV.
AIMEL	Package Drawing Contact: packagedrawings@atmel.com	28M1 , 28-pad, 4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced	ZBV	28M1	в

W.100X.COM


W.100Y.COM

WWW.100Y.COM.

100Y.COM



8.3 32M1-A



≜

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	N.C.
A1	- N	0.02	0.05	V.C
A2		0.65	1.00	00-
A3	IN	0.20 REF	NT IN	7001.
b	0.18	0.23	0.30	100
D	4.90	5.00	5.10	100
D1	4.70	4.75	4.80	14.20
D2	2.95	3.10	3.25	1.1/1
E	4.90	5.00	5.10	N.
E1	4.70	4.75	4.80	
E2	2.95	3.10	3.25	1 M
е	V.CON	0.50 BSC	;	WW
ALTON	0.30	0.40	0.50	
P.10	C	W-L	0.60	
θ	00 <u>7</u> .0	-	12 ⁰	
к	0.20	-	-	

Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2.

е


BOTTOM VIEW

b

	WWW.100Y.COM.TW	5/25/0	06
	TITLE TIV. 100 A	DRAWING NO. RE	EV.
2325 Orchard Parkway San Jose, CA 95131	32M1-A , 32-pad, 5 x 5 x 1.0 mm Body, Lead Pitch 0.50 mm, 3.10 mm Exposed Pad, Micro Lead Frame Package (MLF)	32M1-A E	E



8.4 28P3





9. Errata

9.1 Errata ATmega48PA

The revision letter in this section refers to the revision of the ATmega48PA device.

9.1.1 Rev. D

No known errata.

9.2 Errata ATmega88PA

The revision letter in this section refers to the revision of the ATmega88PA device.

9.2.1 Rev. F

No known errata.

9.3 Errata ATmega168PA

The revision letter in this section refers to the revision of the ATmega168PA device.

9.3.1 Rev E

No known errata.

9.4 Errata ATmega328P

The revision letter in this section refers to the revision of the ATmega328P device.

9.4.1	Rev D	
		No known errata.
9.4.2	Rev C	
		Not sampled.
9.4.3	Rev B	
		Unstable 32 kHz Oscillator
		1. Unstable 32 kHz Oscillator
		The 32 kHz oscillator does not work as system clock.
		The 32 kHz oscillator used as asynchronous timer is inaccurate.
		Problem Fix/ Workaround
		None
9.4.4	Rev A	
•••••		Unstable 32 kHz Oscillator
		1. Unstable 32 kHz Oscillator
		The 32 kHz oscillator does not work as system clock.
		The 32 kHz oscillator used as asynchronous timer is inaccurate.
		Problem Fix/ Workaround
		N La sur

None



10. Datasheet Revision History

1.

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 8161D - 10/09

Inserted Table 8-8 on page 32, Capacitance for Low-frequency Crystal Oscillator.

10.2 Rev. 8161C - 05/09

- 1. Updated "Features" on page 1 for ATmega48PA/88PA/168PA/328P.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.
- 7. Updated "External Interrupts" on page 70.
- Updated "Boot Loader Support Read-While-Write Self-Programming, ATmega88PA, ATmega168PA and ATmega328P" on page 277.
- 9. Inserted "ATmega168PA DC Characteristics" on page 315.
- 10. Inserted "ATmega328P DC Characteristics" on page 316.
- 11. Inserted "ATmega168PA Typical Characteristics" on page 375.
- 12. Inserted "ATmega328P Typical Characteristics" on page 399.
- 13. Inserted Ordering Information for "ATmega168PA" on page 432.
- 14. Inserted Ordering Information for "ATmega328P" on page 433.
- 15. Inserted "Errata ATmega328P" on page 438.
- 16. Editing updates.

10.3 Rev. 8161B - 01/09

- 1. Updated "Features" on page 1 for ATmega48PA and updated the book accordingly.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.



- 7. Updated "External Interrupts" on page 70.
- 8. Inserted Typical characteristics for "ATmega48PA Typical Characteristics" on page 327.
- Updated figure names in Typical characteristics for "ATmega88PA Typical Characteristics" on page 351.
- 10. Inserted "ATmega48PA DC Characteristics" on page 314.
- 11. Updated Table 28-1 on page 317 by removing the footnote from Vcc/User calibration
- 12. Updated Table 28-7 on page 323 by removing Max value (2.5 LSB) from Absolute accuracy, $V_{REF} = 4V$, $V_{CC} = 4V$, ADC clock = 200 kHz.
- 13. Inserted Ordering Information for "ATmega48PA" on page 430.I/08

10.4 Rev. 8161A – 11/08

2.

- 1. Initial revision (Based on the ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08).
 - Changes done compared to ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08:
 - Updated "DC Characteristics" on page 313 with new typical values for $\rm I_{\rm CC}.$
 - Updated "Speed Grades" on page 316.
 - New graphics in "Typical Characteristics" on page 326.
 - New "Ordering Information" on page 430.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

