Features

- Compatible with MCS®-51 Products
- 8K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 10,000 Write/Erase Cycles
- 2.7V to 4.0V Operating Range
- Fully Static Operation: 0 Hz to 16 MHz
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Flexible ISP Programming (Byte and Page Modes)
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT89LS52 is a low-voltage, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89LS52 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89LS52 provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89LS52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



8-bit
Low-Voltage
Microcontroller
with 8K Bytes
In-System
Programmable
Flash

AT89LS52









2. Pin Configurations


2.1 40-lead PDIP




2.3 44-lead TQFP



2.2 44-lead PLCC



3. Block Diagram







4. Pin Description

4.1 VCC

Supply voltage.

4.2 GND

Ground

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4.3 Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

4.4 Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions				
P1.0	T2 (external count input to Timer/Counter 2), clock-out				
P1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)				
P1.5	MOSI (used for In-System Programming)				
P1.6	MISO (used for In-System Programming)				
P1.7	SCK (used for In-System Programming)				

4.5 Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{II}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (III) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89LS52, as shown in the following table.

Port Pin	Alternate Functions	M. Mar. COM.
P3.0	RXD (serial input port)	勝 特 力 材 料 886-3-5753170
P3.1	TXD (serial output port)	性特力电子(上海) 86-21-34970699
P3.2	INTO (external interrupt 0)	Http://www.100y.com.tw
P3.3	INT1 (external interrupt 1)	N. CO.
P3.4	T0 (timer 0 external input)	WW.1001.COM.TW
P3.5	T1 (timer 1 external input)	WW. 100x: COWITM
P3.6	WR (external data memory write	te strobe)
P3.7	RD (external data memory read	d strobe)

4.7 RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/PROG 4.8

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN 4.9

Program Store Enable (PSEN) is the read strobe to external program memory.

When the AT89LS52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to exter-WW.100Y.COM nal data memory.





4.10 **EA/VPP**

External Access Enable. $\overline{\mathsf{EA}}$ must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, $\overline{\mathsf{EA}}$ will be internally latched on reset.

 $\overline{\mathsf{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

4.11 XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

4.12 XTAL2

Output from the inverting oscillator amplifier.

5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 5-2) and T2MOD (shown in Table 10-2) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Table 5-1. AT89LS52 SFR Map and Reset Values

11		WWW.	OY.COM.T	W	WW 10		L.M.		0FFI
1	B 00000000	MMM.	100X.COM	TW	WWW.1	100 X COM	TW LTW		0F7I
ı		WWW	N 100 Y.CON	WII	MMM		M.TW		0EF
6	ACC 00000000	VVV	M.100X.C	M.TW	MM	W.1007.C	OW.TW		0E7I
ı.C		W	WW.100Y.C	ONTW	W		COMITY		0DF
1	PSW 00000000		M.M. 100X	COM.TW	N V	VWW.100	Y.COM.TV	Į.	0D7
00	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000	OY.COM.T	N	0CF
130	ON CON	LTW	WWW.1	OX.COM	TW	WWW.	OOX.COM.	LM	0C7
N	IP XX000000	M.I.	WWW.	100 X COV	M.TW	WWW	N.100 X.CON	u.TW	0BF
	P3 11111111	OM.TW	MM	N.100X.CO	OM.TW	MM	M.100X.C	MIN	0B7I
	IE 0X000000	COMITY	MA	W.100X.C	OM.IV	W	MAY TOOX C	ONTY	0AF
	P2 111111111	I.COM.T	AUXR1 XXXXXXX0	NW.100Y	COM.TY	V	WDTRST XXXXXXXX	COM.TW	0A7I
1	SCON 00000000	SBUF XXXXXXXX	TW	MMM.100	N.COM.T	LM.	MMM:100	Y.COM.	9FH
ı	P1 11111111	1001.COM	LTW	WWW.I	OOX.COM	TW	MM.TO	OX.COM	97H
1	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0	100 X COV	8FH
1	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	WWW	PCON 0XXX0000	87H

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW



NWW.100Y.COM.TW



Table 5-2.

e 5-2.	T2CON -	- Timer/Cour	iter 2 Contro	Register	VVVV-100	Y.COM	W	
T2COI	V Address = 0	C8H				ON F	Reset Value =	: 0000 0000B
Bit Add	dressable	WWW	M.Co.	TW	WWW	100 X		
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
DIL	7	6	5	4	3	2	When	0

Symbol	Function
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = or TCLK = 1.
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Time 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.
C/T2	Timer or counter select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered
CP/RL2	Capture/Reload select. $CP/\overline{RL2} = 1$ causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2} = 0$ causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. Whe either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.T

WW.100Y.COM.TW

W.100Y.COM.TW

WWW.100

W.100Y.COM.TW

TATEN 100Y.COM.TW

WWW.100Y.C

Table 5-3. AUXR: Auxiliary Register

AUXR	Address	s = 8EH	M.Com	TW	MM	X 100Y.	Re	eset Value = 2	XXX00XX0B
	Not Bit	Addressable	N.CON						
		NATA	ONT-CO	TW	WDIDLE	DISRTO	I.CO.	TW -	DISALE
	Bit	7	6	5	4	3	2	1 N	0
- CO	Reserved fo	r future expa	ansion						
DISALE	Disable/Ena	ble ALE							
	DISALE	Operating	Mode						
	OMATIN	ALE is em	nitted at a co	nstant rate	of 1/6 the os	cillator frequ	ency		
	JOM.TV	ALE is act	tive only dur	ing a MOV	X or MOVC ir	struction			
DISRTO	Disable/Ena	ble Reset ou	ut .						
	DISRTO								
	00.	Reset pin	is driven Hig	gh after WE	T times out				
	09 Y. CO.	Reset pin	is input only	W.100Y					
WDIDLE	Disable/Ena	ble WDT in	IDLE mode						
	WDIDLE								
	0100 Y.C.	WDT cont	tinues to cou	int in IDLE	mode				
	M. C	WDT halt	s counting in	IDI E mod	on V.Co.				

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and rest under software control and is not affected by reset.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW



WWW.100Y.COM.TW



Table 5-4. AUXR1: Auxiliary Register 1

AUXR1	Address Not Bit A	= A2H .ddressable					Re	set Value = X	XXXXXX0B
	N	MANIT	OUX-CO	TW	- 111	7100	I'COE	TW -	DPS
	Bit	7	6	5	4	3	2	1 1	0
		-// · · ·					nde de	- 11 M 000	
	Reserved for	-// · · ·					ndr dd	k II w oo	
DPS CON	Data Pointer	negister se	icci				勝特ス	7 材料 886	3-3-5753170
	Data Pointer	negister se	NW.100Y				胜特力电	且子(上海) 86-	21-34970699
		W		ers DP0L, DF	P0H		胜特力电 胜特力电	且子(上海) 86-	21-34970699 755-83298787

6. Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

6.1 Program Memory

If the EA pin is connected to GND, all program fetches are directed to external memory.

On the AT89LS52, if $\overline{\text{EA}}$ is connected to V_{CC} , program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are directed to external memory.

6.2 Data Memory

The AT89LS52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access of the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @RO, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

7. Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

7.1 Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

7.2 WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89LS52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89LS52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.





8. UART

The UART in the AT89LS52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

9. Timer 0 and 1

Timer 0 and Timer 1 in the AT89LS52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers' operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

10. Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{T2}$ in the SFR T2CON (shown in Table 5-2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 5-2. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 10-1. Timer 2 Operating Modes

RCLK +TCLK	(MM)	CP/RL2	TR2	MODE
COMMO	MAN	0 7.00	TW1	16-bit Auto-reload
COMP.	WW	Loy.C	TI	16-bit Capture
V.CONT.	W	X.	CONTAIN	Baud Rate Generator
COM. X	W	X	CONTO	(Off)


In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

10.1 Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 10-1.

Figure 10-1. Timer in Capture Mode



10.2 Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 10-2). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 10-2 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 10-2. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.


A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.





Figure 10-2. Timer 2 Auto Reload Mode (DCEN = 0)



T2MOD – Timer 2 Mode Control Register Table 10-2.

Γ2MOD Address = 0C9H Reset Value = XXXX XX00B Not Bit Addressable		de Control Register	CONS	M. CO
Not Bit Addressable	OD Address = 0C9H		R R	eset Value = XXXX XX00B
	 3it Addressable			

Symbol	Function
- W	Not implemented, reserved for future
T2OE	Timer 2 Output Enable bit
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter

DOY.COM.TW

WW.100Y.COM.TW

WW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW


TWIN I MAY. COM. TW


WWW.100Y.COM.


WWW.100Y.CC

WWW.100

Figure 10-3. Timer 2 Auto Reload Mode (DCEN = 1)









11. Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 5-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 10-4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ($CP/\overline{T2} = 0$). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.


$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \text{ x } [65536-\text{RCAP2H}, \text{RCAP2L})]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 10-4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Figure 11-1. Timer 2 in Clock-Out Mode



12. Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 11-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz (for a 16 MHz operating frequency).

To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{T2}$ (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency =
$$\frac{\text{Oscillator Frequency}}{4 \times [65536-(\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.





13. Interrupts WW.100Y.COM

The AT89LS52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 13-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 13-1 shows that bit position IE.6 is unimplemented. User software should not write 1 to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

Table 13-1. Interrupt Enable (IE) Register


MSB)		V.C	OBS	(LSI	B)		
EA	=	ET2	ES	ET1	EX1	ET0	EX0
nable Bit	= 1 enables the	interrupt.					
nable Bit	= 0 disables the	e interrupt.					

Symbol	Position	Function				
EA ON TW	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.				
T.MOD.	IE.6	Reserved.				
ET2	IE.5	Timer 2 interrupt enable bit.				
ES	IE.4	Serial Port interrupt enable bit.				
ET10	IE.3	Timer 1 interrupt enable bit.				
EX1	IE.2	External interrupt 1 enable bit.				
ETO CONTRACTOR	IÉ.1	Timer 0 interrupt enable bit.				
EX0	IE.0	External interrupt 0 enable bit.				

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW 100Y.COM.T

Figure 13-1. Interrupt Sources



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

14. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 16-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 16-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

15. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.






16. Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt ($\overline{\text{INT0}}$ or $\overline{\text{INT1}}$). Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.


Figure 16-1. Oscillator Connections



Note: C1, C2 = 30 pF ±10 pF for Crystals = 40 pF ±10 pF for Ceramic Resonators

TATES 100Y.COM.TW

Figure 16-2. External Clock Drive Configuration



Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	. All Y.C	Data	Data	Data	Data
Idle	External	1111	Loy	Float	N Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

17. Program Memory Lock Bits

The AT89LS52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in Table 17-1.

Table 17-1. Lock Bit Protection Modes

F	Program	Lock Bit	s coN	TI COM.
	LB1	LB2	LB3	Protection Type
1	U	U10	Ü	No program lock features
2	Р	NNN:	100X.	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the Flash memory is disabled
3	Р	P	UO	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.

18. Programming the Flash – Parallel Mode

The AT89LS52 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89LS52 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89LS52, the address, data, and control signals should be set up according to the Flash programming mode table (Table 20-1) and Figure 20-1 and Figure 20-2. To program the AT89LS52, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise EA/V_{PP} to 12V.
- 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The bytewrite cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the WWW.100Y.COM object file is reached.





Data Polling: The AT89LS52 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. **The status of the individual lock bits can be verified directly by reading them back**.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel (100H) = 62H indicates 89LS52 (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

19. Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 16 MHz oscillator clock, the maximum SCK frequency is 1 MHz.

19.1 Serial Programming Algorithm

To program and verify the AT89LS52 in the serial programming mode, the following sequence is recommended:

- 1. Power-up sequence:
 - a. Apply power between VCC and GND pins.
 - b. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 16 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 1 ms at 2.7V.
- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

- 1. Set XTAL1 to "L" (if a crystal is not used).
- 2. Set RST to "L".
- 3. Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a byte write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

19.2 Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 22-1.





20. Programming Interface - Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most major worldwide programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 20-1. Flash Programming Modes

OOY.CO		V		ALE/	EA/			TXX	100 X.	MOD	P0.7-0	P2.4-0	P1.7-0
Mode	V _{cc}	RST	PSEN	PROG	V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Add	ress
Write Code Data	5V	Н	M. T.	(2)	12V	TY	Н	H	W.H00	H	D _{IN}	A12-8	A7-0
Read Code Data	5V	Н	L	NA AOO	HON	L	L	L	H	HC	D _{OUT}	A12-8	A7-0
Write Lock Bit 1	5V	Н	L	(3)	12V	Н	Н	Н	H	HĮ.	X	X	Х
Write Lock Bit 2	5V	TH	L	(3)	12V	OH.	Н	н	L	(100)	x _M .	X	Х
Write Lock Bit 3	5V	Н	L	(3)	12V	COH	TH	Н	Н	W.100	W.X.V	X	Х
Read Lock Bits 1, 2, 3	5V	ONHT	N L	H	M.100	y.CO.	MH	L	Н		P0.2, P0.3, P0.4	X	Х
Chip Erase	5V	H	TVL	(1)	12V	OO'HC	ON.	H	L		1.10 X Y.C	· X	х
Read Atmel ID	5V	Н	LIL	Н	Н	1005	COM	TL	L	L	1EH	X 0000	00H
Read Device ID	5V	Н	L	Н	Н	100	L	L	L	L	62H	X 0001	00H
Read Device ID	5V	N.H	LTV	Н	Н	1400	Y. L	L	L	50	06H	X 0010	00H

- Notes: 1. Each PROG pulse is 200 ns 500 ns for Chip Erase.
 - 2. Each PROG pulse is 200 ns 500 ns for Write Code Data.
 - 3. Each PROG pulse is 200 ns 500 ns for Write Lock Bits.
 - 4. RDY/BSY signal is output on P3.0 during programming.
 - 5. X = don't care.

Figure 20-1. Programming the Flash Memory (Parallel Mode)





Figure 20-2. Verifying the Flash Memory (Parallel Mode)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW





21. Flash Programming and Verification Characteristics (Parallel Mode)

 $T_A = 20$ °C to 30°C, $V_{CC} = 4.5$ V to 5.5V

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	11.5	12.5	V
Ipp CO	Programming Supply Current	MAN. 100 Y. CO.	10	mA
I _{cc} CO	V _{CC} Supply Current	MAIN TOOX.COM	30	mA
1/t _{CLCL}	Oscillator Frequency	WW 3 CO	16	MHz
t _{AVGL}	Address Setup to PROG Low	48t _{CLCL}	WIN	
t _{GHAX}	Address Hold After PROG	48t _{CLCL}	WT	
t _{DVGL}	Data Setup to PROG Low	48t _{CLCL}	TW	
t _{GHDX}	Data Hold After PROG	48t _{CLCL}	OM	
t _{EHSH}	P2.7 (ENABLE) High to V _{PP}	48t _{CLCL}	COMP.	
t _{SHGL}	V _{PP} Setup to PROG Low	10	COM	μs
t _{GHSL}	V _{PP} Hold After PROG	10	Y COM.	μs
t _{GLGH}	PROG Width	0.2	COINT	μs
t _{AVQV}	Address to Data Valid	WWW.I	48t _{CLCL}	N
t _{ELQV}	ENABLE Low to Data Valid	I'WW.	48t _{CLCL}	×N
t _{EHQZ}	Data Float After ENABLE	0	48t _{CLCL}	
t _{GHBL}	PROG High to BUSY Low	W.TW	1.0 OM	μs
t _{wc}	Byte Write Cycle Time	W.T.	50	μs

Figure 21-1. Flash Programming and Verification Waveforms – Parallel Mode






Figure 21-2. Flash Memory Serial Downloading



22. Flash Programming and Verification Waveforms - Serial Mode

Figure 22-1. Serial Programming Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW





Table 22-1. Serial Programming Instruction Set

	M. TOOX.C.	Instruct	ion Format		
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	XXX 2 1 1 2 XXX A 4 1 0 9 8 8	A7 A6 A4 A2 A2 A2 A2	D7 D6 D7 D3 D2 D1	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	XXX ^A	A7 A5 A2 A3 A0 A0 A0	D7 D6 D5 D4 D3 D2 D1	Write data to Program memory in the byte mode
Write Lock Bits ⁽¹⁾	1010 1100	1110 00盃 沿	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note 1.
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xxx8	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes	0010 1000	XXX 2 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Şxxx xxx0	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	XXX 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	XXXZ 11 A A 2 2 XXX A A A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Note:

B1 = 1, B1 = 1 ---> Mode 4, lock bit 3 activated

<u>Each</u> of the lock bit modes needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

TATES 100Y.COM.T

^{1.} B1 = 0, B2 = 0 ---> Mode 1, no lock protection

B1 = 0, B2 = 1 ---> Mode 2, lock bit 1 activated

B1 = 1, B2 = 0 ---> Mode 3, lock bit 2 activated

23. Serial Programming Characteristics

Figure 23-1. Serial Programming Timing




Table 23-1. Serial Programming Characteristics, $T_A = -40 \cdot C$ to 85 · C, $V_{CC} = 2.7V - 4.0V$ (Unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency	Y.COM 3W	WWW	16	MHz
t _{CLCL}	Oscillator Period	62.5	MAM	100Y.COM	ns ns
t _{SHSL}	SCK Pulse Width High	8 t _{CLCL}	MMM	100 X CO	ns
t _{SLSH}	SCK Pulse Width Low	8 t _{CLCL}	WW	W. T. COM	ns ns
tovsh	MOSI Setup to SCK High	t _{CLCL}	WW	AN. TOOX.COD	ns
t _{SHOX}	MOSI Hold after SCK High	2 t _{CLCL}	N W	M.M. TOOX.CO	ns
t _{SLIV}	SCK Low to MISO Valid	10	16	32 C	ns
t _{ERASE}	Chip Erase Instruction Cycle Time	MM Jon COM.	TW.	500	ms
t _{SWC}	Serial Byte Write Cycle Time	INVIVIOUS COM		64 t _{CLCL} + 400	μs

24. Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.6V
DC Output Current	15.0 mA

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





25. DC Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.7V$ to 4.0V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
VIL OM.	Input Low Voltage	(Except EA)	-0.5	0.7	V
V _{IL1}	Input Low Voltage (EA)	M. WWW. 100X	-0.5	0.2 V _{CC} -0.3	V
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} +0.9	V _{CC} +0.5	V
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{CC} +0.5	V
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 0.8 mA	COM	0.45	V
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 1.6 mA	ON.COM.I	0.45	V
N.Tuo	OM. TANNING	$I_{OH} = -60 \mu A, V_{CC} = 5V \pm 10\%$	2.4	TW	V
V _{OH}	Output High Voltage (Ports 1,2,3, ALE, PSEN)	I _{OH} = -25 μA	0.65 V _{CC}	TW	V
	(1010 1,2,0,7122,1021)	Ι _{ΟΗ} = -10 μΑ	0.80 V _{CC}	T.V	V
100	CONTINUE	$I_{OH} = -800 \ \mu A, \ V_{CC} = 5V \pm 10\%$	2.4	M. I	V
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	I _{OH} = -300 μA	0.75 V _{CC}	OW.I	V
	(1 of to 11 External Bas Mede)	I _{OH} = -80 μA	0.9 V _{CC}	OMIT	V
I _L	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V	W.100X.	-50	μΑ
ITL	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V, V_{CC} = 5V \pm 10\%$	NWW.1003	-150	μА
I _{LI}	Input Leakage Current (Port 0, EA)	0.45 < V _{IN} < V _{CC}	M. Inc	±10	μΑ
RRST	Reset Pulldown Resistor	1. COW.14	50	300	ΚΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C	WW.	10	pF
W	Part 100 Victor and TW	Active Mode, 12 MHz		25	mA
I _{cc}	Power Supply Current	Idle Mode, 12 MHz	MM	6.5	mA
	Power-down Mode ⁽¹⁾	V _{CC} = 4.0V	MM	30	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA Maximum I_{OL} per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.

26. AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and \overline{PSEN} = 100 pF; load capacitance for all other outputs = 80 pF.


26.1 External Program and Data Memory Characteristics

	M. M.M.W. COM. CO.	16 MHz	Oscillator	Variable	Oscillator	
Symbol	Parameter	Min	Max	Min	Max	Units
1/t _{CLCL}	Oscillator Frequency	W	MMM	V.CO	16	MHz
t _{LHLL}	ALE Pulse Width	85	MMM	2t _{CLCL} -40	V	ns
t _{AVLL}	Address Valid to ALE Low	22	WWW.	t _{CLCL} -40	TW	ns
t _{LLAX}	Address Hold After ALE Low	32	WWW	t _{CLCL} -30	TW	ns
t _{LLIV}	ALE Low to Valid Instruction In	OMI	150	I.in CO	4t _{CLCL} -100	ns
t _{LLPL}	ALE Low to PSEN Low	32	W	t _{CLCL} -30	M.	ns
t _{PLPH}	PSEN Pulse Width	142		3t _{CLCL} -45	DM.	ns
t _{PLIV}	PSEN Low to Valid Instruction In	COMIT	82	M.100 -	3t _{CLCL} -105	ns
t _{PXIX}	Input Instruction Hold After PSEN	0 M.	×1	0.00	COM.	ns
t _{PXIZ}	Input Instruction Float After PSEN	MOY.	37	WW.100	t _{CLCL} -25	ns
t _{PXAV}	PSEN to Address Valid	75	TW	t _{CLCL} -8	COMIT	ns
t _{AVIV}	Address to Valid Instruction In	11007	207	W 10	5t _{CLCL} -105	ns
t _{PLAZ}	PSEN Low to Address Float	W.100Y.	10	1111.1	10	ns
t _{RLRH}	RD Pulse Width	275	MITW	6t _{CLCL} -100	1001. COM:	ns
t _{WLWH}	WR Pulse Width	275	WI.Wo	6t _{CLCL} -100	1007.	ns
t _{RLDV}	RD Low to Valid Data In	100Y.	147	N. W.	5t _{CLCL} -165	ns
t _{RHDX}	Data Hold After RD	0,00	.Com.TW	0	W 100Y.	ns
t _{RHDZ}	Data Float After RD	WWW. 100	65	N WY	2t _{CLCL} -60	ns
t _{LLDV}	ALE Low to Valid Data In	WWW	350	N N	8t _{CLCL} -150	ns
t _{AVDV}	Address to Valid Data In	WWW	397	TW V	9t _{CLCL} -165	ns
t _{LLWL}	ALE Low to RD or WR Low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	Address to RD or WR Low	122	TOON.COM	4t _{CLCL} -130	WWW.	ns
t _{QVWX}	Data Valid to WR Transition	13	M.T. CO	t _{CLCL} -50	MMM	ns
t _{QVWH}	Data Valid to WR High	287	W. Too Y.C.	7t _{CLCL} -150	MMM	ns
t _{WHQX}	Data Hold After WR	13	W. Took.	t _{CLCL} -50	MMM.	ns
t _{RLAZ}	RD Low to Address Float		0	COM	0	ns
t _{WHLH}	RD or WR High to ALE High	23	103	t _{CLCL} -40	t _{CLCL} +40	ns






27. External Program Memory Read Cycle



28. External Data Memory Read Cycle




WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

TATEN 100Y.COM.TW


WWW.100Y.C

WW.100Y.COM.TW

29. External Data Memory Write Cycle



30. External Clock Drive Waveforms




31. External Clock Drive

Symbol	Parameter	Min CO	Max	Units
1/t _{CLCL}	Oscillator Frequency	WWO. CO	16	MHz
t _{CLCL}	Clock Period	62.5	OM:	ns CO
t _{CHCX}	High Time	20	ONL	ns CO
t _{CLCX}	Low Time	20	COM	ns CO
t _{CLCH}	Rise Time	TWW.100	20	ns
t_{CHCL}	Fall Time	.1. WW.100	20	ns

勝特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.CO






32. Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{CC} = 2.7V$ to 4.0V and Load Capacitance = 80 pF.

COM	WWW. 100Y.CO. TW	12 MF	lz Osc	Variable	Oscillator	
Symbol	Parameter CO	Min	Max	Min	Max	Units
t _{XLXL}	Serial Port Clock Cycle Time	1.0	1100	12 t _{CLCL}		μs
t _{QVXH}	Output Data Setup to Clock Rising Edge	700	WW.	10 t _{CLCL} -133		ns
t _{XHQX}	Output Data Hold After Clock Rising Edge	50	NMM	2 t _{CLCL} -80	V	ns
t _{XHDX}	Input Data Hold After Clock Rising Edge	0	MMM.	. O.Y.O	W	ns
t _{XHDV}	Clock Rising Edge to Input Data Valid	-XXI	700	TOON COME	10 t _{CLCL} -133	ns

33. Shift Register Mode Timing Waveforms




34. AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

35. Float Waveforms⁽¹⁾



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

36. Ordering Information

36.1 Green Package Option (Pb/Halide-free)

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
160	2.7V to 4.0V	AT89LS52-16AU AT89LS52-16JU AT89LS52-16PU	44A 44J 40P6	Industrial (-40° C to 85° C)

WWW.1003

W.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

MY.COM.TW

WWW.100Y.COM.7

	Package Type CONTROL OF THE PACKAGE TYPE		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)		
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)		
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)		






37. Packaging Information

37.1 44A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw





COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE _ 1.20 A1 0.05 0.15 A2 0.95 1.05 1.00 D 11.75 12.00 12.25 D1 9.90 10.00 10.10 Note 2 Е 11.75 12.00 12.25 9.90 10.00 10.10 E1 Note 2 В 0.30 0.45 0.20 0.09 0.45 0.75 0.80 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

<u>AMEL</u>	2325 Orchard Parkway			
	2325 Orchard Parkway San Jose, CA 95131			


44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
44A	В

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

37.2 **44J**





COMMON DIMENSIONS

(Unit of Measure = mm)

		- 4		
SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	W.	4.572	CO_{M} .
A1	2.286	-	3.048	COM
A2	0.508		x 1 0 07	
D	17.399	N I W	17.653	A.Co.
D1	16.510	7/1/	16.662	Note 2
OE	17.399	-	17.653	~ C
E1	16.510	-	16.662	Note 2
D2/E2	14.986	-	16.002	1007.
В	0.660	-	0.813	1007
B1	0.330	-	0.533	1.00
е		1.270 TYF		M.In.
				10/
- 001			DD AMIN	0.110

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01


2325 Orchard Parkway San Jose, CA 95131	TITLE 44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)	DRAWING NO.	REV.
W.	WW.1003.COM.TW WWW.1003.COM.T.	LM M MM	W.Io.





40P6 37.3

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

NOTE	MAX	NOM	MIN	SYMBOL
T.Mc	4.826	- 10	7/1/	Α
- 1/	00¥.C	M 7	0.381	A1
Note 2	52.578	W.	52.070	D
$CO_{\tilde{M}}$	15.875	WW	15.240	E
Note 2	13.970	- Ext	13.462	E1
	0.559	1/	0.356	В
M.C.	1.651	A.N.	1.041	B1
MY.C	3.556	-01	3.048	OL
	0.381		0.203	C
100 -	17.526	_	15.494	eB
1,100		2.540 TYF	TW :	е

WW.100Y.COM.TW

MMM.	TOOX.COM.TW WWW.100X.COM	09/28/01
2325 Orchard Parkway San Jose, CA 95131	TITLE 40P6, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)	DRAWING NO. REV. 40P6 B
	WWW.100X.COW.TW WWW.100X.	COM.TW WWW.IO

TATEN 100Y.COM.TW

WWW.100Y.C