### **Features**

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
  - 135 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-Chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
  - 32/64/128K Bytes of In-System Self-Programmable Flash
    - Endurance: 100,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits
    - USB Bootloader programmed by default in the Factory
    - In-System Programming by On-chip Boot Program hardware activated after reset
    - True Read-While-Write Operation
    - All supplied parts are preprogramed with a default USB bootloader
  - 1K/2K/4K (32K/64K/128K Flash version) Bytes EEPROM
    - Endurance: 100,000 Write/Erase Cycles
  - 2.5K/4K/8K (32K/64K/128K Flash version) Bytes Internal SRAM
  - Up to 64K Bytes Optional External Memory Space
  - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- USB 2.0 Full-speed/Low-speed Device and On-The-Go Module
  - Complies fully with:
  - Universal Serial Bus Specification REV 2.0
  - On-The-Go Supplement to the USB 2.0 Specification Rev 1.0
  - Supports data transfer rates up to 12 Mbit/s and 1.5 Mbit/s
- USB Full-speed/Low Speed Device Module with Interrupt on Transfer Completion
  - Endpoint 0 for Control Transfers : up to 64-bytes
  - 6 Programmable Endpoints with IN or Out Directions and with Bulk, Interrupt or Isochronous Transfers
  - Configurable Endpoints size up to 256 bytes in double bank mode
  - Fully independant 832 bytes USB DPRAM for endpoint memory allocation
  - Suspend/Resume Interrupts
  - Power-on Reset and USB Bus Reset
  - 48 MHz PLL for Full-speed Bus Operation
  - USB Bus Disconnection on Microcontroller Request
- USB OTG Reduced Host:
  - Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG dual-role devices
  - Provide Status and control signals for software implementation of HNP and SRP
  - Provides programmable times required for HNP and SRP
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - Two16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode



8-bit AVR®
Microcontroller
with
64/128K Bytes
of ISP Flash
and USB
Controller

ATmega32U6\* AT90USB646 AT90USB647 AT90USB1286 AT90USB1287

**Summary** 

\*Preliminary







- Real Time Counter with Separate Oscillator
- Four 8-bit PWM Channels
- Six PWM Channels with Programmable Resolution from 2 to 16 Bits
- Output Compare Modulator
- 8-channels, 10-bit ADC
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Byte Oriented 2-wire Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
  - 48 Programmable I/O Lines
  - 64-lead TQFP and 64-lead QFN
- Operating Voltages
  - 2.7 5.5V
- · Operating temperature
  - Industrial (-40°C to +85°C)
- Maximum Frequency
  - 8 MHz at 2.7V Industrial range
  - 16 MHz at 4.5V Industrial range

# 1. Pin Configurations

Figure 1-1. Pinout ATmega32U6/AT90USB64/128-TQFP









Figure 1-2. Pinout ATmega32U6/AT90USB64/128-QFN



Note: The large center pad underneath the MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

### 1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

### 2. Overview

The ATmega32U6/AT90USB64/128 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the

# 4 ATmega32U6/AT90USB64/128

ATmega32U6/AT90USB64/128 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega32U6/AT90USB64/128 provides the following features: 32/64/128K bytes of In-System Programmable Flash with Read-While-Write capabilities, 1K/2K/4K bytes EEPROM, 2.5K/4K/8K bytes SRAM, 48 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), four flexible Timer/Counters with compare modes and PWM, one USART, a byte oriented 2-wire Serial Interface, a 8-channels, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Powersave mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega32U6/AT90USB64/128 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega32U6/AT90USB64/128 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, incircuit emulators, and evaluation kits.

料 886-3-5753170

### 2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 AVCC

Analog supply voltage.

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### 2.2.4 Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega32U6/AT90USB64/128 as listed on page 79.

### 2.2.5 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega32U6/AT90USB64/128 as listed on page 80.

#### 2.2.6 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega32U6/AT90USB64/128 as listed on page 83.

#### 2.2.7 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega32U6/AT90USB64/128 as listed on page 84.





#### 2.2.8 Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega32U6/AT90USB64/128 as listed on page 87.

### 2.2.9 Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

2.2.10 D-

USB Full speed / Low Speed Negative Data Upstream Port. Should be connected to the USB D-connector pin with a serial 22 Ohms resistor.

2.2.11 D+

USB Full speed / Low Speed Positive Data Upstream Port. Should be connected to the USB D+connector pin with a serial 22 Ohms resistor.

特力材料886-3-5753170

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

2.2.12 UGND

USB Pads Ground.

2.2.13 UVCC

USB Pads Internal Regulator Input supply voltage.

2.2.14 UCAP

USB Pads Internal Regulator Output supply voltage. Should be connected to an external capacitor (1µF).

2.2.15 VBUS

USB VBUS monitor and OTG negociations.

2.2.16 **RESET** 

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 8-1 on page 58. Shorter pulses are not guaranteed to generate a reset.

2.2.17 XTAL1

8

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

# ATmega32U6/AT90USB64/128

2.2.18 XTAL2

Output from the inverting Oscillator amplifier.

2.2.19 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter.

2.2.20 AREF

This is the analog reference pin for the A/D Converter.

# 3. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



# 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	TAXL 1	00 ;	$M_{II}$	-	-XX-1.10	ZON.	Lo 2	-	
(0xFE)	Reserved	41/17	.007.C	W.	- 1	144 :	W.	TW	-	
(0xFD)	Reserved	1	700.	OMP	-		-7 CO	NI.	-	
(0xFC)	Reserved	11-11	A OFFI		-		1007	21 IN	-	
(0xFB)	Reserved		1.10.	$\neg O_{Mr}$ .	- T		- 27 C	JAR WI	-	
(0xFA)	Reserved	1	4007	TIL	W -	7	100-7.	-1-1-W	-	
(0xF9)	OTGTCON	- 1	P/	AGE			×1 (	VA	LUE	
(0xF8)	UPINT		100	1.	PIN	NT7:0	1007.			
(0xF7)	UPBCHX		MIN-TO	et COMP.	- XX	Wire	W.	PBYCT10:8	W	
(0xF6)	UPBCLX		110	11.	PBY	CT7:0	100 -	·Mo		
(0xF5)	UPERRX	-	COUN	NTER1:0	CRC16	TIMEOUT	PID	DATAPID	DATATGL	
(0xF4)	UEINT		- 11	00 7.	$M_{i,T}$	EPINT6:0	-1XV 100	- doM		
(0xF3)	UEBCHX	-	- N	- AJ-CO		- N	W 4.	BYCT10:8		
(0xF2)	UEBCLX		N. T.	100 2	BY	CT7:0	111.10	CON	1	
(0xF1)	UEDATX	N	TAN A		DA	T7:0	MAL .		TIM	
(0xF0)	UEIENX	FLERRE	NAKINE	700-	NAKOUTE	RXSTPE	RXOUTE	STALLEDE	TXINE	
(0xEF)	UESTA1X	- N	4N-W	J. Van	: 11		CTRLDIR	CURI	RBK1:0	
(0xEE)	UESTA0X	CFGOK	OVERFI	UNDERFI	-OM.	DTS	EQ1:0	NBUS	SYBK1:0	
(0xED)	UECFG1X	TV	AN NA	EPSIZE2:0		EPE	3K1:0	ALLOC	717	
(0xEC)	UECFG0X	EPTY	PE1:0	M.Io.	COM	<b>-</b> 1			EPDIR	
(0xEB)	UECONX	TIN .		STALLRQ	STALLRQC	RSTDT	111	11001	EPEN	
(0xEA)	UERST	1.0		W.I.	COM	EPRST6:0		W.	Com	J
(0xE9)	UENUM	TW	N	1. 100	1.0	1.41	44.	EPNUM2:0		
(0xE8)	UEINTX	FIFOCON	NAKINI	RWAL	NAKOUTI	RXSTPI	RXOUTI	STALLEDI	TXINI	
(0xE7)	Reserved	1777	N	-11	01.	V.7 7.	- 11	100	TOM.	
(0xE6)	UDMFN	Diag.		TIN W.	FNCERR	VV	N.	Mar.	V.Co	
(0xE5)	UDFNUMH	~1.T.A.		NY 1	00 7.	W.T.	4.	FNUM10:8	COM	1
(0xE4)	UDFNUML	Oh	N	4.31	FNU	JM7:0	1		N. V.	TW
(0xE3)	UDADDR	ADDEN		1	100	UADD6:0		- 1 N . I		_7
(0xE2)	UDIEN	Con	UPRSME	EORSME	WAKEUPE	EORSTE	SOFE		SUSPE	TW
(0xE1)	UDINT	·Mor	UPRSMI	EORSMI	WAKEUPI	EORSTI	SOFI		SUSPI	-31
(0xE0)	UDCON	1.Co.					LSM	RMWKUP	DETACH	TIVE
(0xDF)	OTGINT	MOD		STOI	HNPERRI	ROLEEXI	BCERRI	VBERRI	SRPI	Mrs
(0xDE)	OTGIEN	T.Co	TW.	STOE	HNPERRE	ROLEEXE	BCERRE	VBERRE	SRPE	-17.17.V
(0xDD)	OTGCON	100	1	HNPREQ	SRPREQ	SRPSEL	VBUSHWC	VBUSREQ	VBUSRQC	Ohr
(0xDC)	Reserved		TW	1//	100	7.0	TW	44.4.	-11 100 r.	W.T
(0xDB)	Reserved		Mr.		WW.I	-1 COD	-3.0	WITE-	W.	COP
(0xDA)	USBINT	001.0	TW	N.	110	01.	1.7.	IDTI	VBUSTI	-oW.
(0xD9)	USBSTA	70	Diar.	-	TIN W.	SPEED		ID	VBUS	Co
(0xD8)	USBCON	USBE	HOST	FRZCLK	OTGPADE	00 r.	W.I.	IDTE	VBUSTE	
(0xD7)	UHWCON	UIMOD	UIDE	KÍ	UVCONE	as Cu	NZ	<b>**</b>	UVREGE	V.Co
(0xD6)	Reserved	-1 100 A.			NY TENT	100 -	J. T.		- 1VN 100	~01
(0xD5)	Reserved	N.=	$Co_{h_2}$	NN .	42/1/1/1/	any.C			MAIN .	N.C
(0xD4)	Reserved	- T 100 1			1	1700 -	"OW"		T. W.Y	
(0xD3)	Reserved	111.5	1 COL	TIN	TAN W	1001		N	4////	OUX.
(0xD2)	Reserved	-4XI-100	Mor	. Y	T	W. Ing.	COM.	-7	- W.	-16
(0xD1)	Reserved	MAT.	V.Co.		-WW	:00	.00-	- N	11 24	100 X.
(0xD0)	Reserved	-TXN 10	-01	7	- 1	111.100	· COMP.	- T -	VIXIT-	.1
(0xCF)	Reserved	MA A	M.CU	TTN.	- 11	- 400	Y.O.	TW-	12 4	1100 x.
(0xCE)	UDR1	LIVI.	00	Mr.	USART1 I/C	Data Register	-1 CON	_ <b>*</b> 1	- TVV	V
(0xCD)	UBRR1H	OLAN A	W. C.	WE	- 77	- 40	JSART1 Baud Rai	te Register High E	Byte	100
(0xCC)	UBRR1L	TITLE .	In	OM.	USART1 Baud Ra			-41	-11	MASS
(0xCB)	Reserved	11 34	JOBY.	WTO	- 1	N N 1	VO. X.	1.1.1	- 44	- XI 100
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	1 44.
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	- 1XX 10
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	PE1	U2X1	MPCM1	MA
(0xC7)	Reserved	7/1/	-1 +003			W.	11002	.001.1	-	TXX
(0xC6)	Reserved		144.5	4 COM	-XXI -	- T W	-07/	- T		MAN
(0xC5)	Reserved	- 44.	-100	100	27	- Ni	V 100 7.	-0M.1	-	_141
(0xC4)	Reserved		CV VV	<1 C.OM		-XIV	11.2	COL	- N	11/11/11
(0xC3)	Reserved	- 3	-x1 10	0 3 0 1	311	- 1	-XX 700 ,	agM.	-	-411
	1		TWW-	VA CO	T. S. S.	- < X	1	A.C.	TW.	WW
(0xC2)							4 1 1	_ 4		4.1
(0xC2) (0xC1)	Reserved Reserved	-	7	00	11.3	-	TOO			
(0xC2) (0xC1) (0xC0)	Reserved Reserved		WWW.	ovice	M. I	- (1)	WW. Too	M.COM	TVI	

# ■ ATmega32U6/AT90USB64/128

Pag	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Name <	Address
	-	TAN-	<1 COM	W. M.		11.	~ TCO	L.W.L	Reserved	(0xBE)
	-	TWAM0	TWAM1	TWAM2	TWAM3	TWAM4	TWAM5	TWAM6	TWAMR	(0xBD)
	TWIE	W	TWEN	TWWC	TWSTO	TWSTA	TWEA	TWINT	TWCR	(0xBC)
		1.1		rface Data Registe			1007.	M	TWDR	(0xBB)
	TWGCE	TWA0	TWA1	TWA2	TWA3	TWA4	TWA5	TWA6	TWAR	(0xBA)
	TWPS0	TWPS1	100	TWS3	TWS4	TWS5	TWS6	TWS7	TWSR	(0xB9)
			iter	ace Bit Rate Regis	wire Serial Interfa				TWBR	(0xB8)
	TOPOPUE	TORONUR	-	-	- TOUGUE	100	- NO. 14	1	Reserved	(0xB7)
	TCR2BUB	TCR2AUB	OCR2BUB	OCR2AUB	TCN2UB	AS2	EXCLK -	-W. V.	ASSR Reserved	(0xB6)
	N -	COr.	eter B	out Compare Regi	er/Counter? Outo	Tim	NN:I		OCR2B	(0xB5) (0xB4)
		COAP.		out Compare Regi			100		OCR2A	(0xB4)
	(1)		3.00	unter2 (8 Bit)		CO	M. W.	<b>*</b> X	TCNT2	(0xB0)
	CS20	CS21	CS22	WGM22	A		FOC2B	FOC2A	TCCR2B	(0xB1)
	WGM20	WGM21	- 100	- 11	COM2B0	COM2B1	COM2A0	COM2A1	TCCR2A	(0xB0)
	TXV.	COM,	TIN.	AT7:0		27 CO	TANIW.	cT	UPDATX	(0xAF)
	RXINE	RXSTALLE	TXOUTE	TXSTPE	PERRE	1003.	NAKEDE	FLERRE	UPIENX	(0xAE)
	W	N.Co.	21 N. A.	RQ7:0	INTF	- T C		-1	UPCFG2X	(0xAD)
	YBK1:0	NBUSY	Q1:0	DTSE	21.17	UNDERFI	OVERFI	CFGOK	UPSTAX	(0xAC)
	W	ALLOC		PBK	COL	PSIZE2:0	WW	-31	UPCFG1X	(0xAB)
	ONI.,	IUM3:0	PEPN	1	EN1:0	PTOK		PTYP	UPCFG0X	(0xAA)
	PEN	1007.0		RSTDT	Co	INMODE	PFREEZE		UPCONX	(0xA9)
(I	$CO_{Mr}$	N.Y		PRST6:0	- coM-	111.100		1.7	UPRST	(8Ax0)
	BVIIII	PNUM2:0	TYOUTH	TVOTEL	DEBBI	DWW.	MAKEDI	FIFOCOLI	UPNUM	(0xA7)
N.	RXINI	RXSTALLI	TXOUTI	TXSTPI	PERRI	RWAL	NAKEDI	FIFOCON	UPINTX	(0xA6)
	CONF	- 10V ×		Q7:0 EN7:0		10		TITI	UPINRQX UHFLEN	(0xA5)
TW	T.C.	FNUM10:8	- N	:IN7:U	CIFLE	KIN	4	7//2	UHFNUMH	(0xA4) (0xA3)
- 41	COM	114010110.8		JM7:0	FNI				UHFNUML	(0xA3) (0xA2)
111	11.	10	4	HADD6:0	1001.01	N W	Ń		UHADDR	(0x/12)
- 1	DCONNE	DDISCE	RSTE	RSMEDE	RXRSME	HSOFE	HWUPE	dOM:	UHIEN	(0xA0)
1.11	DCONNI	DDISCI	RSTI	RSMEDI	RXRSMI	HSOFI	HWUPI	. 1	UHINT	(0x9F)
	SOFEN	RESET	RESUME	COM	N. 27 (	-117	.=1	COM.	UHCON	(0x9E)
111.	100 -	TAN .	C High Byte	ompare Register (	inter3 - Output Co	Timer/Cou	LA	1.0	OCR3CH	(0x9D)
- 1		44 M 44	C Low Byte	ompare Register (	unter3 - Output Co	Timer/Cou	-31	-1 CON-	OCR3CL	(0x9C)
UM.	1.100	-18	3 High Byte	ompare Register E	unter3 - Output Co	Timer/Cou	1.7.4	J. T.	OCR3BH	(0x9B)
	OOY.		3 Low Byte	ompare Register I	unter3 - Output Co	Timer/Cou	TIN	T CON	OCR3BL	(0x9A)
COM.	11.10		\ High Byte	ompare Register A	unter3 - Output Co	Timer/Cou	Mili	)() 1.	OCR3AH	(0x99)
	1007			ompare Register			TV	N.CO	OCR3AL	(0x98)
	M.L		0 ,	Capture Register H			Mi	100-	ICR3H	(0x97)
- 1	100			Capture Register L				100 Y.C.	ICR3L	(0x96)
V.CU	WW.	- TA		inter Register High		-1	OM	216	TCNT3H	(0x95)
	- V.N.111			inter Register Low			TIMO	X 100	TCNT3L Posonyod	(0x94)
mX.	NN Y	-	0 N - T V	A CONT.C	WWW	FOC3C	FOC3B	NA 8 -	Reserved TCCR3C	(0x93)
_7 (	CS30	- <1 CS31	CS32	WGM32	WGM33	-	FOC3B ICES3	FOC3A ICNC3	TCCR3E	(0x92) (0x91)
1107-	WGM30	WGM31	COM3C0	COM3C1	COM3B0	COM3B1	COM3A0	COM3A1	TCCR3A	(0x91) (0x90)
	-	WGW51	-	-	-	-	- CONSAO	- CONSAI	Reserved	(0x8F)
1003.	- 10 T			1100	3/1/1/	443	Mich	4 1 1 1	Reserved	(0x8E)
~~~	WWW	-XX		ompare Register (		1 - P	-1 COP	77 W.14	OCR1CH	(0x8D)
N.100	77	'F.		ompare Register (			103.	711	OCR1CL	(0x8C)
100	WW	TW		ompare Register E		(N-3-1	of CO	TIN W.	OCR1BH	(0x8B)
M'In		1.1	B Low Byte	ompare Register I	unter1 - Output Co	Timer/Cou	100	W 1	OCR1BL	(0x8A)
40		TIN.	A High Byte	ompare Register A	unter1 - Output Co	Timer/Cou	- av C	ALL WY	OCR1AH	(0x89)
MIN.	_41	Mi	A Low Byte	ompare Register	unter1 - Output Co	Timer/Cou	100 -	71	OCR1AL	(0x88)
-1.1		WT	ligh Byte	Capture Register F	Counter1 - Input C	Timer/C	L. You	44 W V	ICR1H	(0x87)
TAN WO		DIAT.	ow Byte	Capture Register L	Counter1 - Input C	Timer/0	N.100	11	ICR1L	(0x86)
V 1		TIV		inter Register High			You	WW	TCNT1H	(0x85)
	ĸŢ.	Ohr.	/ Byte	ınter Register Low	er/Counter1 - Cou	Time	11. Iu		TCNT1L	(0x84)
A	-		100 X.	17	TW -	1.0	-,00	- (1)	Reserved	(0x83)
	- N	COh	W	- INN		FOC1C	FOC1B	FOC1A	TCCR1C	(0x82)
4,	CS10	CS11	CS12	WGM12	WGM13	17	ICES1	ICNC1	TCCR1B	(0x81)
	WGM10	WGM11	COM1C0	COM1C1	COM1B0	COM1B1	COM1A0	COM1A1	TCCR1A	(0x80)
- 10	AIN0D ADC0D	AIN1D ADC1D	- ADC2D	- ADC3D	- ADC4D	- ADC5D	- ADC6D	- ADC7D	DIDR1 DIDR0	(0x7F) (0x7E)





Address	Name 🕥	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	
(0x7B)	ADCSRB	ADHSM	ACME	VI EM	- 1/1	- ±1 10	ADTS2	ADTS1	ADTS0	
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	
(0x79)	ADCH	MA	1007.	TIME	ADC Data Re	gister High byte	00 F.	Mil	·\$	
(0x78)	ADCL	TAN W	· ×1 (	Ohr		egister Low byte	ov Cu	TIN		
(0x77)	Reserved	44.7	11007.	~7.1.7	-		100 ;	101.1	-	
(0x76)	Reserved	1111	N ~ 5/	COx	- N	AND NO	ON C	Wm-	-	İ
(0x75)	XMCRB	XMBK	-111002	- A.	-		XMM2	XMM1	XMM0	
(0x74)	XMCRA	SRE	SRL2	SRL1	SRL0	SRW11	SRW10	SRW01	SRW00	
(0x73)	Reserved	- 44	-01-100	Mar	-	1	V 100	~UNI.	-	
(0x72)	Reserved		N 1 - 0	A CA.	TV-	4N M	-00Y	1	- W	
(0x71)	TIMSK3	-	145 100	ICIE3		OCIE3C	OCIE3B	OCIE3A	TOIE3	
(0x70)	TIMSK2	- 1	44 4	W. Co	TVN .	-11/4	OCIE2B	OCIE2A	TOIE2	
(0x6F)	TIMSK1	-	-13N 15	ICIE1	1.	OCIE1C	OCIE1B	OCIE1A	TOIE1	
(0x6E)	TIMSK0		W 44-	anti-	TW	- 10	OCIE0B	OCIE0A	TOIE0	
(0x6D)	Reserved	_	- W.	(	Mr.	-	201202	41 F.O.	-35	
(0x6C)	Reserved	N .	MAN.	1003.	WILL	- 1	1	07.		
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	
(0x68)	PCICR	-	-	10021	10020	-	-	10001	PCIE0	
(0x67)	Reserved	- 1		W-133	COM	-31	TAL VAN			
(0x66)	OSCCAL		301	-1100	1	bration Register		31 100 J.		
(0x65)	PRR1	PRUSB		NN:	Oscillator Call	PRTIM3	-1111	-07	PRUSART1	N -
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	- 7/	PRTIM1	PRSPI	~X 100 }	PRADC	
(0x63)			- FRIIWZ		COW	- FRIIVII	- FROFI	- 200	- FRADC	N.
, ,	Reserved		-	2111	T		- 11	11 July		
(0x62)	Reserved CLKPR	- CLKPCE		2111.V.	CO.	CLKPS3	CLKPS2	CLKPS1	- CLKPS0	T 1
(0x61)	WDTCSR	WDIF	WDIE			WDE	WDP2	WDP1	WDP0	
(0x60)		WDIF	T	WDP3	WDCE S	V			C	
0x3F (0x5F)	SREG			H			N	Z		
0x3E (0x5E)	SPH SPL	SP15 SP7	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
0x3D (0x5D)			SP6	SP5	SP4	SP3	SP2	SP1	SP0	M
0x3C (0x5C)	Reserved	1 COMP	CN.	- iii	· Anti-	COL	N -	244274	D11170	
0x3B (0x5B)	RAMPZ	Mori	7.4	+	100	COM.	-	RAMPZ1	RAMPZ0	
0x3A (0x5A)	Reserved	4.COm	- W	- 11		COE	- W	41-11	1100 Y.C.	
0x39 (0x59)	Reserved	32.	C.F.	- 11	W.300	4 COM.		-130	(1.70x	OAr.
0x38 (0x58)	Reserved	ODME	PMMMOD	-	- DIAMAGE		- POWPT	POEDO.	ODMEN	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	CUMP AND
0x36 (0x56)	Reserved	ITD	W	- 1	- DUD	07.0	TH	1) (05)	11/05	
0x35 (0x55) 0x34 (0x54)	MCUCR MCUSR	JTD -	JM-7	-	PUD JTRF	- WDDE	PODE	IVSEL	IVCE	1.CUM AN
` ,		1007.	-1171	- 1		WDRF	BORF	EXTRF	PORF	
0x33 (0x53)	SMCR	-7 (	·0//··	-	- WW.	SM2	SM1	SM0	SE	<del>1 - 11</del>
0x32 (0x52)	Reserved	- 00007	-	-	-	-	-	-	-	
0x31 (0x51)	OCDR/ MONDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	INV.
000 (050)		400	4000	100		ata Register	100	10104	10100	M.
0x30 (0x50) 0x2F (0x4F)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	101
, ,	Reserved	- 100				4 1110	COMIT	-	-	-1 LOM.
0x2E (0x4E)	SPDR	ODIE	l woo	- AVI	SPI Dat	ta Register			ODIOV.	100
0x2D (0x4D)	SPSR	SPIF	WCOL	- DODD	MOTO	0001	CDU1	0001	SPI2X	-10 N
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	= 100 Y · · · ·
0x2B (0x4B)	GPIOR2	·	W -	M. F.		se I/O Register 2	-1COM		-41411	N. 2 CO
0x2A (0x4A)	GPIOR1		MAY LO	WY		se I/O Register 1	DILBO	Dr. E	DI COM	-X 100 X . ~
0x29 (0x49)	PLLCSR	-	100 -		PLLP2	PLLP1	PLLP0	PLLE	PLOCK	IN. I CU
0x28 (0x48)	OCR0B		- AND Y.C.		mer/Counter0 Outp					1007.
0x27 (0x47)	OCR0A		1.100	Tir	mer/Counter0 Outp		jister A	MAT	- 11 m	NN. AC
0x26 (0x46)	TCNT0				Timer/Co	unter0 (8 Bit)	4007.	- 17 T		100 2
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	COM		WGM02	CS02	CS01	CS00	WY.
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	11-1	1007.	WGM01	WGM00	111111111111111111111111111111111111111
0x23 (0x43)	GTCCR	TSM	W.io	COM			N	PSRASY	PSRSYNC	NY WAR
0x22 (0x42)	EEARH	- ()	100		CAA-		EEPROM Addres	s Register High E	3yte	1 100°
0x21 (0x41)	EEARL		WW.I	$CO_{M_2}$	EEPROM Addres		yte	CAL		WW VI
0x20 (0x40)	EEDR	- 1	11	11.		Data Register	100	Ma	7	1100
0x1F (0x3F)	EECR	-	- N. W.	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	
0x1E (0x3E)	GPIOR0		11	Un r.		se I/O Register 0		Mor	. 1	₩ '
0x1D (0x3D)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	<u> </u>
0x1C (0x3C)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	İ

# ATmega32U6/AT90USB64/128

Address	Name <	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	- N-W-1	CO	NA.		MN-	4 COn	-XX	PCIF0	
0x1A (0x3A)	Reserved	N 4	003-	- 1 I N	- 74	10V	17.	( ) I 4 :	-	
0x19 (0x39)	Reserved	· WIN.	=7 (	) XI	-	11/1/11	M CO	N. T.	-	
0x18 (0x38)	TIFR3	M.i.	100-7.	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	
0x17 (0x37)	TIFR2	W WITH	- 47	Oh.	-	WIN-ALL	OCF2B	OCF2A	TOV2	
0x16 (0x36)	TIFR1	74.	$^{<1}10_{D,r}$	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-1111	- 01	COL	N -	WAL	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	4	XX 1-00 ×	~0.VI.1	-	1	Jac	UNT.	-	
0x13 (0x33)	Reserved	-WW	44.	CO	- W	W.W.	1001	- 1	-	
0x12 (0x32)	Reserved	- "	-1XV -100	anM.	<u>-</u>	1	N'Ion	$CO_{Mr}$ .	- T	
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	< T
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	N.
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	-31
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	. 4.4

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega32U6/AT90USB64/128 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clock
	ARITHMETIC	AND LOGIC INSTRUCTIONS	N. Ta. COMP.		ı
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
28.1 3.1	/ 9.79/3-0		$R1:R0 \leftarrow Rd \times Rr$	T 72"	2
MULSU	Rd, Rr	Multiply Signed with Unsigned		Z,C	
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
	. (3.5.5. 5	CH INSTRUCTIONS	- TN 100	1	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
EIJMP	N 100 - 01	Extended Indirect Jump to (Z)	PC ←(EIND:Z)	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL	N. CONT.	Indirect Call to (Z)	PC ← Z	None	4
EICALL	- VIVI	Extended Indirect Call to (Z)	PC ←(EIND:Z)	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET	1111.10	Subroutine Return	PC ← STACK	None	5
RETI	MAA. 100 X.	Interrupt Return	PC ← STACK	1100	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
СР	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
	-4 N N N N N N N N N N N N N N N N N N N		if $(P(b)=0)$ PC $\leftarrow$ PC + 2 or 3 if $(P(b)=0)$ PC $\leftarrow$ PC + 2 or 3		1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared		None	
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHS		Branch if Half Carry Flag Cleared	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1 if (T = 1) then PC ← PC + k + 1	None	1/2
BRHS		Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1 if (T = 1) then PC $\leftarrow$ PC + k + 1 if (T = 0) then PC $\leftarrow$ PC + k + 1	None None None	1/2 1/2 1/2

# ■ ATmega32U6/AT90USB64/128

#Clock	Flags	Operation	Description	Operands	Mnemonics
1/2	None	if (V = 0) then PC ← PC + k + 1	Branch if Overflow Flag is Cleared	k	BRVC
1/2	None	if ( I = 1) then PC ← PC + k + 1	Branch if Interrupt Enabled	k	BRIE
1/2	None	if ( I = 0) then PC ← PC + k + 1	Branch if Interrupt Disabled	k	BRID
	Nama	1000	IT-TEST INSTRUCTIONS		ODI
2	None None	$I/O(P,b) \leftarrow 1$ $I/O(P,b) \leftarrow 0$	Set Bit in I/O Register Clear Bit in I/O Register	P,b P,b	SBI CBI
1	Z,C,N,V	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Logical Shift Left	Rd Rd	LSL
<u>·</u> 1	Z,C,N,V	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Logical Shift Right	Rd	LSR
1	Z,C,N,V	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Rotate Left Through Carry	Rd	ROL
1	Z,C,N,V	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Rotate Right Through Carry	Rd	ROR
1	Z,C,N,V	$Rd(n) \leftarrow Rd(n+1), n=06$	Arithmetic Shift Right	Rd	ASR
1	None	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	Swap Nibbles	Rd	SWAP
1	SREG(s) SREG(s)	$SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	Flag Set	s	BSET BCLR
1 1	T T	$T \leftarrow Rr(b)$	Flag Clear Bit Store from Register to T	s Rr, b	BST
1	None	Rd(b) ← T	Bit load from T to Register	Rd, b	BLD
1	С	C ← 1	Set Carry	WT	SEC
1	C	C ← 0	Clear Carry	UM.	CLC
1	N	N ← 1	Set Negative Flag	TIME	SEN
1	N	N ← 0	Clear Negative Flag	CUP	CLN
1	Z	Z ← 1	Set Zero Flag		SEZ CLZ
1		Z ← 0 I ← 1	Clear Zero Flag Global Interrupt Enable	· CTY	SEI
1	TW	1←0	Global Interrupt Disable	COM	CLI
1	S	S←1	Set Signed Test Flag	T.M.T	SES
1	S	\$ ← 0	Clear Signed Test Flag	N.Cu.	CLS
1	DIVE V	V ← 1	Set Twos Complement Overflow.	JOM.	SEV
1	V	V ← 0	Clear Twos Complement Overflow		CLV
1	T	T ← 1	Set T in SREG	CON	SET
1 1	T H	T ← 0	Clear T in SREG	1001.	CLT
1	Н	H ← 1 H ← 0	Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	···CO	SEH CLH
AN .	1 (O)		INSFER INSTRUCTIONS	DATA 1	J
1	None	Rd ← Rr	Move Between Registers	Rd, Rr	MOV
1	None	Rd+1:Rd ← Rr+1:Rr	Copy Register Word	Rd, Rr	MOVW
1	None	Rd ← K	Load Immediate	Rd, K	LDI
2	None	$Rd \leftarrow (X)$	Load Indirect	Rd, X	LD
2	None	$Rd \leftarrow (X), X \leftarrow X + 1$	Load Indirect and Post-Inc.	Rd, X+	LD
2	None None	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	Load Indirect and Pre-Dec.  Load Indirect	Rd, - X Rd, Y	LD LD
2	None	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	Load Indirect and Post-Inc.	Rd, Y+	LD
2	None	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	Load Indirect and Pre-Dec.	Rd, - Y	LD
2	None	$Rd \leftarrow (Y + q)$	Load Indirect with Displacement	Rd,Y+q	LDD
2	None	Rd ← (Z)	Load Indirect	Rd, Z	LD
	None	Rd ← (Z), Z ← Z+1	Load Indirect and Post-Inc.	Rd, Z+	LD
2	None	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	Load Indirect and Pre-Dec.	Rd, -Z	LD
2	None	$Rd \leftarrow (Z+q)$	Load Indirect with Displacement	Rd, Z+q	LDD
2	None	Rd ← (k)	Load Direct from SRAM	Rd, k	LDS ST
2 2 2	4 (11)	$(X) \leftarrow Rr$	Store Indirect	X Rr	
2 2 2 2 2	None	$(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$	Store Indirect Store Indirect and Post-Inc.	X, Rr X+. Rr	
2 2 2	4 (11)	$(X) \leftarrow Rr$ $(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	X, Rr X+, Rr - X, Rr	ST ST
2 2 2 2 2 2	None None	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	Store Indirect and Post-Inc.	X+, Rr	ST
2 2 2 2 2 2 2 2 2	None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	X+, Rr - X, Rr	ST ST
2 2 2 2 2 2 2 2 2 2 2	None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr	ST ST ST ST ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X \cdot 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr	ST ST ST ST ST STD
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X \cdot 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr	ST ST ST ST ST STD ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc.	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr	ST ST ST ST ST STD ST ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X \cdot 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr	ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc.	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr	ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X \cdot 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y \cdot 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr	ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr	ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$ $R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z + 1$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory Load Program Memory and Post-Inc	X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr	ST ST ST ST ST ST ST STD ST ST ST ST ST ST ST ST ST ST ST ST ST
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	None None None None None None None None	$(X) \leftarrow Rr, X \leftarrow X + 1$ $X \leftarrow X - 1, (X) \leftarrow Rr$ $(Y) \leftarrow Rr$ $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ $(Y + q) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr$ $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$ $R0 \leftarrow (Z)$ $Rd \leftarrow (Z)$	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect to Store Indirect with Displacement Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory	X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr -Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr Rd, Z	ST ST ST ST ST STD ST ST ST ST ST ST ST ST ST ST ST ST ST





Mnemonics	Operands	Description	Operation	Flags	#Clocks
SPM	- 1	Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
- 17.7	MCU	J CONTROL INSTRUCTIONS	TON:		
NOP	(X)	No Operation	N. T.	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR	TXX	Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK	1.	Break	For On-chip Debug Only	None	N/A

WW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100

OOY.COM.TW

# Ordering Information

#### ATmega32U6 6.1

1 ATmega	32U6				
Speed(MHz)	Power Supply(V)	Ordering Code <sup>(2)</sup>	USB Interface	Package <sup>(1)</sup>	Operating Range
20 <sup>(3)</sup>	2.7-5.5	ATmega32U6-AU ATmega32U6-MU	Host (OTG)	MD PS	Industrial (-40° to +85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information

WW.100Y.COM.TW

- Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  - WWW.100Y.COM.TW 3. See "Maximum speed vs. VCC" on page 400.

WWW.100Y.COM

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 Http://www. 100y. com. tw WWW.100Y.COM.TW

MD	64 - Lead, 14x14 mm Body Size, 1.0mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	MMM.100
PS	64 - Lead, 9x9 mm Body Size, 0.50mm Pitch Quad Flat No Lead Package (QFN)	MMA





# AT90USB646 WWW.100Y.COM.TW 6.2

6.2 AT90US	B646				
Speed(MHz)	Power Supply(V)	Ordering Code <sup>(2)</sup>	USB Interface	Package <sup>(1)</sup>	Operating Range
20 <sup>(3)</sup>	2.7-5.5	AT90USB646-AU AT90USB646-MU	Device	MD PS	Industrial (-40° to +85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also WWW.100Y.COM Halide free and fully Green.
- WWW.100Y.COM.TW 3. See "Maximum speed vs. VCC" on page 400. WWW.100Y.COM WWW.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM

VW.100Y.COM.TW

MD	64 - Lead, 14x14 mm Body Size, 1.0mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	A'COWILM MMM'1001
PS	64 - Lead, 9x9 mm Body Size, 0.50mm Pitch Quad Flat No Lead Package (QFN)	TOOX.COM.TW

WW.100Y.COM.TW

# WWW.100Y.COM.TW 6.3 AT90USB647

3 AT90US	B647				
Speed(MHz)	Power Supply(V)	Ordering Code <sup>(2)</sup>	USB Interface	Package <sup>(1)</sup>	Operating Range
20 <sup>(3)</sup>	2.7-5.5	AT90USB647-AU AT90USB647-MU	Device	MD PS	Industrial (-40° to +85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also WWW.100Y.COM Halide free and fully Green.

WWW.100Y.COM.TW

WWW.100Y.COM.TW 3. See "Maximum speed vs. VCC" on page 400. WWW.100Y.CO2

> WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

VW.100Y.COM.TW

MD	64 - Lead, 14x14 mm Body Size, 1.0mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	M.M.M. 100.K
PS	64 - Lead, 9x9 mm Body Size, 0.50mm Pitch Quad Flat No Lead Package (QFN)	





# WWW.100Y.COM.TW 6.4 AT90USB1286

6.4 AT90US	B1286				
Speed(MHz)	Power Supply(V)	Ordering Code <sup>(2)</sup>	USB Interface	Package <sup>(1)</sup>	Operating Range
20 <sup>(3)</sup>	2.7-5.5	AT90USB1286-AU AT90USB1286-MU	Host (OTG)	MD PS	Industrial (-40° to +85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also WWW.100Y.COM Halide free and fully Green.

WWW.100Y.COM.TW

WWW.100Y.COM.TW 3. See "Maximum speed vs. VCC" on page 400.

> WW.100Y.COM.TW WWW.100Y.COM.TW 料 886-3-5753170 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

MD	64 - Lead, 14x14 mm Body Size, 1.0mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	MMM:100 F.C
PS	64 - Lead, 9x9 mm Body Size, 0.50mm Pitch Quad Flat No Lead Package (QFN)	

# WW.100Y.COM.TW 6.5 AT90USB1287

6.5 AT90USB1287					
Speed(MHz)	Power Supply(V)	Ordering Code <sup>(2)</sup>	USB Interface	Package <sup>(1)</sup>	Operating Range
20 <sup>(3)</sup>	2.7-5.5	AT90USB1287-AU AT90USB1287-MU	Device	MD PS	Industrial (-40° to +85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also WWW.100Y.COM Halide free and fully Green.
- WWW.100Y.COM.TW 3. See "Maximum speed vs. VCC" on page 400. WWW.100Y.CO. WWW.100Y.COM.TW


WW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM


MD	64 - Lead, 14x14 mm Body Size, 1.0mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	WWW.1003
PS	64 - Lead, 9x9 mm Body Size, 0.50mm Pitch Quad Flat No Lead Package (QFN)	- 10



#### 6.6 TQFP64








#### COMMON DIMENSIONS IN MM

SYMBOL	Min	Max	NOTES
A	CON4.77	1, 20	W.100 -
A1	0, 95	1, 05	M.1001.
C 100	0, 09	0, 20	M.1007
D	16. 0	O BSC	100
D1	14. 00 BSC		WW 100
É	16. 0	16. 00 BSC	
E1	14. 0	O BSC	MM
J	0, 05	0, 15	MM M.
LWW	0, 45	0, 75	MMM
е	0. 8	O BSC	WW
f	0, 30	0, 45	WW



07/26/07

Atmel Nantes S.A. La Chantrerie - BP 70602 44306 Nantes Cedex 3 - France

MD, 64 - Lead, 14x14 mm Body Size, 1.0 mm Body Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING No. REV. W.100Y.COM.TW STANDARD NOTES FOR PQFP/VQFP/ NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M. 1982.
- 2. "D1 AND E1" DIMENSIONS DO NOT INCLUDE MOLD PROTUSIONS MOLD PROTUSIONS SHALL NOT EXCEED 0.25 mm (0.010 INCH) . THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE BODY SIZE BY AS MUCH AS 0.15 mm.
- 3. DATUM PLANE "H" LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXISTS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- 4. DATUM "A" AND "D" TO BE DETERMINED AT DATUM PLANE H.
- 5. DIMENSION "f" DOES NOT INCLUDE DAMBAR PROTUSION ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08 mm/.003" TOTAL EXCESS OF THE "f" DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




WWW.100Y.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### 6.7 QFN64



#### NOTES: QFN STANDARD NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M. 1994.
- 2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED ON THE OTHER END OF THE TERMINAL, THE DIMENSION & SHOULD NOT BE MEASURED

  IN THAT PADILS ASSA BETWEEN 0.15 AND 0.30 mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS IN THAT RADIUS AREA.
  - 3. MAX. PACKAGE WARPAGE IS 0.05mm.
    - 4. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.

    - 6. THIS DRAWING CONFORMES TO JEDEC REGISTERED OUTLINE MO-220.
    - 7. A MAXIMUM 0.15mm PULL BACK (L1) MAY BE PRESENT.
      - L MINUS L1 TO BE EQUAL TO OR GREATER THAN 0.30 mm
    - 8. THE TERMINAL #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER BE EITHER A MOLD OR MARKED FEATURE

胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### 7. Errata

# 8. AT90USB1287/6 Errata.

# 8.1 AT90USB1287/6 Errata History

Silicon Release	90USB1286-16MU	90USB1287-16AU	90USB1287-16MU
First Release	Date Code up to 0648	Date Code up to 0714 and lots 0735 6H2726*	Date Code up to 0701
Second Release	Date Code from 0709 to 0801 except lots 0801 7H5103*	from Date Code 0722 to 0806 except lots 0735 6H2726*	Date Code from 0714 to 0810 except lots 0748 7H5103*
Third Release	Lots 0801 7H5103* and Date Code from 0814	Date Code from 0814	Lots 0748 7H5103* and Date Code from 0814

Note '\*' means a blank or any alphanumeric string

### 8.2 AT90USB1287/6 First Release

- Incorrect CPU behavior for VBUSTI and IDTI interrupts routines
- USB Eye Diagram violation in low-speed mode
- Transient perturbation in USB suspend mode generates over consumption
- VBUS Session valid threshold voltage
- USB signal rate
- VBUS residual level
- · Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- Async timer interrupt wake up from sleep generate multiple interrupts

#### 9. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

#### Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

#### 8. USB Eye Diagram violation in low-speed mode

The low to high transition of D- violates the USB eye diagram specification when transmitting with low-speed signaling.

#### Problem fix/workaround

None.

#### 7. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does

# ATmega32U6/AT90USB64/128

胜特力电子(上海) 86-21-54151736

胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

#### Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

#### 6. VBUS Session valid threshold voltage

The VSession valid threshold voltage is internally connected to VBus\_Valid (4.4V approx.). That causes the device to attach to the bus only when Vbus is greater than VBusValid instead of V Session Valid. Thus if VBUS is lower than 4.4V, the device is detached.

#### Problem fix/workaround

According to the USB power drop budget, this may require connecting the device toa root hub or a self-powered hub.

#### 5. UBS signal rate

#### Problem fix/workaround

None.

#### 4. VBUS residual level

In USB device and host mode, once a 5V level has been detected to the VBUS pad, a residual level (about 3V) can be measured on the VBUS pin.

#### Problem fix/workaround

None.

#### 3. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.

#### Problem Fix/workaround

No known workaround, enable ATmega32U6/AT90USB64/128 TWI first versus the others nodes of the TWI network.

#### 2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

#### 1. Asynchronous timer interrupt wake up from sleep generates multiple interrupts





If the CPU core is in sleep and wakes-up from an asynchronous timer interrupt and then go back in sleep again it may wake up multiple times.

#### Problem Fix/workaround

A software workaround is to wait with performing the sleep instruction until WWW.100Y.COM TCNT2>OCR2+1. WWW.100Y.COM.TW WWW.100Y

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

> > WWW.100Y

100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TV

WWW.100Y.COM.TW

WW.100Y.COM.TW

#### 8.3 AT90USB1287/6 Second Release

- Incorrect CPU behavior for VBUSTI and IDTI interrupts routines
- USB Eye Diagram violation in low-speed mode
- Transient perturbation in USB suspend mode generates over consumption
- VBUS Session valid threshold voltage
- · Spike on TWI pins when TWI is enabled
- · High current consumption in sleep mode
- Async timer interrupt wake up from sleep generate multiple interrupts

#### 7. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

#### Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

#### USB Eye Diagram violation in low-speed mode

The low to high transition of D- violates the USB eye diagram specification when transmitting with low-speed signaling.

#### Problem fix/workaround

None.

#### Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

#### Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

#### 4. VBUS Session valid threshold voltage

The VSession valid threshold voltage is internally connected to VBus\_Valid (4.4V approx.). That causes the device to attach to the bus only when Vbus is greater than VBusValid instead of V\_Session Valid. Thus if VBUS is lower than 4.4V, the device is detached.

#### Problem fix/workaround

According to the USB power drop budget, this may require connecting the device toa root hub or a self-powered hub.

#### 3. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.





#### Problem Fix/workaround

No known workaround, enable ATmega32U6/AT90USB64/128 TWI first versus the others nodes of the TWI network.

#### 2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

# Asynchronous timer interrupt wake up from sleep generates multiple interrupts If the CPU core is in sleep and wakes-up from an asynchronous timer interrupt and then go

back in sleep again it may wake up multiple times.

#### Problem Fix/workaround

A software workaround is to wait with performing the sleep instruction until TCNT2>OCR2+1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.

NW.100Y.COM.TW

#### 8.4 AT90USB1287/6 Third Release

- Incorrect CPU behavior for VBUSTI and IDTI interrupts routines
- Transient perturbation in USB suspend mode generates over consumption
- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- Async timer interrupt wake up from sleep generate multiple interrupts

#### 5. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

#### Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

#### 4. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

#### Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state

#### 3. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.

#### Problem Fix/workaround

No known workaround, enable ATmega32U6/AT90USB64/128 TWI first, before the others nodes of the TWI network.

#### 2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from sleep mode should be disabled.

#### 1. Asynchronous timer interrupt wake up from sleep generates multiple interrupts

If the CPU core is in sleep mode and wakes-up from an asynchronous timer interrupt and then goes back into sleep mode, it may wake up multiple times.

#### Problem Fix/workaround





A software workaround is to wait beforeperforming the sleep instruction: until TCNT2>OCR2+1.

### AT90USB647/6 Errata.

- Incorrect interrupt routine exection for VBUSTI, IDTI interrupts flags
- USB Eye Diagram violation in low-speed mode
- Transient perturbation in USB suspend mode generates over consumption
- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- Async timer interrupt wake up from sleep generate multiple interrupts

#### 6. Incorrect CPU behavior for VBUSTI and IDTI interrupts routines

The CPU core may incorrectly execute the interrupt vector related to the VBUSTI and IDTI interrupt flags.

#### Problem fix/workaround

Do not enable these interrupts, firmware must process these USB events by polling VBUSTI and IDTI flags.

#### 5. USB Eye Diagram violation in low-speed mode

The low to high transition of D- violates the USB eye diagram specification when transmitting with low-speed signaling.

#### Problem fix/workaround

None.

#### 4. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

#### Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

#### 3. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.

#### Problem Fix/workaround

No known workaround, enable ATmega32U6/AT90USB64/128 TWI first versus the others nodes of the TWI network.

#### 2. High current consumption in sleep mode

# ATmega32U6/AT90USB64/128

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

#### Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

### Asynchronous timer interrupt wake up from sleep generates multiple interrupts

WWW.100Y.COM.TW

If the CPU core is in sleep and wakes-up from an asynchronous timer interrupt and then go back in sleep mode again it may wake up several times.

#### Problem Fix/workaround

A software workaround is to wait with performing the sleep instruction until TCNT2>OCR2+1. WWW.100Y.COM

WWW.100Y.COM.TW WWW.100Y.COM.TV 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100v. com. tw

WWW.100Y.CC





# 10. Datasheet Revision History for ATmega32U6/AT90USB64/128

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

# 10.1 Changes from 7593A to 7593B

- 1. Changed default configuration for fuse bytes and security byte.
- 2. Suppression of timer 4,5 registers which does not exist.
- 3. Updated typical application schematics in USB section

### 10.2 Changes from 7593B to 7593C

Update to package drawings, MQFP64 and TQFP64.

### 10.3 Changes from 7593C to 7593D

For further product compatibility, changed USB PLL possible prescaler configurations.
 Only 8MHz and 16MHz crystal frequencies allows USB operation (See Table 6-11 on page 49).

# 10.4 Changes from 7593D to 7593E

- Updated PLL Prescaler table: configuration words are different between AT90USB64x and AT90USB128x to enable the PLL with a 16 MHz source.
- 2. Cleaned up some bits from USB registers, and updated information about OTG timers, remote wake-up, reset and connection timings.
- Updated clock distribution tree diagram (USB prescaler source and configuration register).
- 4. Cleaned up register summary.
- Suppressed PCINT23:8 that do not exist from External Interrupts.
- 6. Updated Electrical Characteristics.
- 7. Added Typical Characteristics.
- Update Errata section.

#### 10.5 Changes from 7593E to 7593F

- Removed 'Preliminary' from document status
- 2. Clarification in Stand by mode regarding USB.

# 10.6 Changes from 7593F to 7593G

Updated Errata section.

# 10.7 Changes from 7593G to 7593H

34

- 1. Added Signature information for 64K devices.
- 2. Fixed figure for typical bus powered application
- 3. Added min/max values for BOD levels
- 4. Added ATmega32U6 product
- Update Errata section
- 6. Modified descriptions for HWUPE and WAKEUPE interrupts enable (these interrupts should be enabled only to wake up the CPU core from power down mode).



# ATmega32U6/AT90USB64/128

Added description to access unique serial number located in Signature Row see "Reading the Signature Row from Software" on page 360.

#### 10.8 Changes from 7593H to 7593I

1. Updated Table 8-2 in "Brown-out Detection" on page 60. Unused BOD levels removed.

# 10.9 Changes from 7593I to 7593J

WWW.100Y.COM.TW

- Updated Table 8-2 in "Brown-out Detection" on page 60. BOD level 100 removed.
- WWW.100Y.COM. Updated "Ordering Information" on page 17. WWW.100Y.COM.TW
- 3. Removed ATmega32U6 errata section.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW





#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

France

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.