

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CY7C344

Features

- High-performance, high-density replacement for TTL, 74HC, and custom logic
- 32 macrocells, 64 expander product terms in one LAB
- · 8 dedicated inputs, 16 I/O pins
- 0.8-micron double-metal CMOS EPROM technology
- 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC package

Functional Description

Available in a 28-pin, 300-mil DIP or windowed J-leaded ceramic chip carrier (HLCC), the CY7C344 represents the densest EPLD of this size. Eight dedicated inputs and 16 bidirectional I/O pins communicate to one logic array block. In the CY7C344 LAB there are 32 macrocells and 64 expander product terms. When an I/O macrocell is used as an input, two expanders are used to create an input path. Even if all of the I/O pins are driven by macrocell registers, there are still 16 "buried" registers available. All inputs, macrocells, and I/O pins are interconnected within the LAB.

32-Macrocell MAX® EPL

The speed and density of the CY7C344 makes it a natural for all types of applications. With just this one device, the designer can implement complex state machines, registered logic, and combinatorial "glue" logic, without using multiple chips. This architectural flexibility allows the CY7C344 to replace multichip TTL solutions, whether they are synchronous, asynchronous, combinatorial, or all three.



Selection Guide

Mur	100Y. M.TW	7C344-15	7C344-20	7C344-25
Maximum Access Time (ns)	TOOY.CO. TTW	15	20	25
Maximum Operating Current	Commercial	200	200	200
(mA)	Military	WWW.	220	220
	Industrial	220	220	220
Maximum Standby Current	Commercial	150	150	150
(mA)	Military	N N.	170	170
	Industrial	170	170	170
Note: 1. Numbers in () refer to J-leaded pa	ckages.	WIN WI	N.100Y.CO.	

Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134 408-943-2600 Document #: 38-03006 Rev. Revised July 18, 2000



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CY7C344

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with

Power Applied	0°C to +70°C
Maximum Junction Temperature (Under	Bias) 150°C
Supply Voltage to Ground Potential	2.0V to +7.0V
Maximum Power Dissipation	1500 mW
DC V _{CC} or GND Current	500 mA

Static Discharge Voltage

(per MIL-STD-883, Method 3015)	>2001V
DC Output Current, per Pin	25 mA to +25 mA
DC Input Voltage ^[2]	3.0V to +7.0V
DC Program Voltage	+13.0V

Operating Range

0°C to +70°C	5V ±5%
–40°C to +85°C	5V ±10%
–55°C to +125°C (Case)	5V ±10%
	0°C to +70°C -40°C to +85°C -55°C to +125°C (Case)

Electrical Characteristics Over the Operating Range^[3]

Parameter	Description	Test Condition	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	<i>LM</i>	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA			0.45	V
VIH	Input HIGH Level	CONTRACTION AND AND AND AND AND AND AND AND AND AN		2.2	V _{CC} +0.3	V
VIL	Input LOW Level	N.100 COMPT		-0.3	0.8	V
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$.		-10	+10	μA
I _{OZ}	Output Leakage Current	$V_0 = V_{CC}$ or GND		-40	+40	μA
los	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V^{[4, 5]}$	WW	-30	-90	mA
I _{CC1}	Power Supply	$V_{I} = V_{CC}$ or GND (No Load)	Commercial	Yoon	150	mA
	Current (Standby)	WW.100 COM.	Military/Industrial	1001	170	mA
I _{CC2}	Power Supply Current	$V_{I} = V_{CC} \text{ or } GND \text{ (No Load)}$	Commercial	1.100	200	mA
	VI00Y.COM.TW	$f = 1.0 \text{ MHz}^{[4,0]}$	Military/Industrial	W.10	220	mA
t _R	Recommended Input Rise Time	WWW.100Y.CO.M	IN W.	1	100	ns
t _F	Recommended Input Fall Time	WWW. OOY.COM	W WT		100	ns

Capacitance

Notes:

Capacitance				
Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2V, f = 1.0 MHz	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V, f = 1.0 MHz	10	pF cov

AC Test Loads and Waveforms^[7]



• 1.75V 2.

3. 4

OUTPUT •

Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Typical values are for $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. Guaranteed by design but not 100% tested. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT} = 0.5V$ has been chosen to avoid that explanation be tracted and the tested of the short circuit should not be more than one second. $V_{OUT} = 0.5V$ has been chosen to avoid 5.

C344-6

6. 7.

163Ω

test problems caused by tester ground degradation. Measured with device programmed as a 16-bit counter. Part (a) in AC Test Load and Waveforms is used for all parameters except t_{ER} and t_{XZ}, which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.



Timing Delays

Timing delays within the CY7C344 may be easily determined using Warp[™], Warp Professional[™], or Warp Enterprise[™] software. The CY7C344 has fixed internal delays, allowing the user to determine the worst case timing delays for any design.

Design Recommendations

Operation of the devices described herein with conditions above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C344 contains circuitry to protect device pins from high-static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages.

For proper operation, input and output pins must be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic level (either V_{CC} or GND). Each set of V_{CC} and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 μ F must be connected between V_{CC} and GND. For the most effective decoupling, each V_{CC} pin should be separately decoupled.

Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay t_{FXP} to the overall delay.

When calculating synchronous frequencies, use t_{S1} if all inputs are on the input pins. t_{S2} should be used if data is applied at an I/O pin. If t_{S2} is greater than t_{CO1} , $1/t_{S2}$ becomes the limiting frequency in the data-path mode unless $1/(t_{WH} + t_{WL})$ is less than $1/t_{S2}$.

When expander logic is used in the data path, add the appropriate maximum expander delay, t_{EXP} to t_{S1}. Determine which of $1/(t_{WH} + t_{WL})$, $1/t_{CO1}$, or $1/(t_{EXP} + t_{S1})$ is the lowest frequency. The lowest of these frequencies is the maximum data-path frequency for the synchronous configuration.

When calculating external asynchronous frequencies, use tAS1 if all inputs are on dedicated input pins. If any data is applied to an I/O pin, t_{AS2} must be used as the required set-up time. If (t_{AS2} + t_{AH}) is greater than t_{ACO1} , $1/(t_{AS2} + t_{AH})$ becomes the limiting frequency in the data-path mode unless 1/(t_{AWH} + t_{AWL}) is less than $1/(t_{AS2} + t_{AH}).$

When expander logic is used in the data path, add the appropriate maximum expander delay, t_{EXP} to t_{AS1}. Determine which of $1/(t_{AWH} + t_{AWL})$, $1/t_{ACO1}$, or $1/(t_{EXP} + t_{AS1})$ is the lowest frequency. The lowest of these frequencies is the maximum data-path frequency for the asynchronous configuration.

The parameter t_{OH} indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If t_{OH} is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.

The parameter tAOH indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C344. In general, if tAOH is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay (t_{EXP}), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.



Figure 1. CY7C344 Timing Model.



External Synchronous Switching Characteristics^[7] Over Operating Range

	WWW.10 OV.COM		7C3	44-15	7C3	44-20	7C3	44-25	
Parameter	Description	WIN	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PD1}	Dedicated Input to Combinatorial Output Delay ^[8]	Com'l/Ind	V.100	15	M.L	20		25	ns
JUL TI	WWW 100Y.CONLTW	Mil	×10	15	L.M.	20		25	
t _{PD2}	I/O Input to Combinatorial Output Delay ^[9]	Com'l/Ind		15		20		25	ns
- CON.	NWW.IOT COMP.	Mil	111.1	15	COM	20		25	
t _{PD3}	Dedicated Input to Combinatorial Output Delay	Com'l/Ind	WW.	30	CON	30		40	ns
OY.CON	with Expander Delay	Mil		30	60	30	< T	40	
t _{PD4}	I/O Input to Combinatorial Output Delay with	Com'l/Ind		30		30		40	ns
CO.Y.CO	Expander Delay	Mil	WW	30	N.C.	30	N	40	
t _{EA}	Input to Output Enable Delay ^[4]	Com'l/Ind	W	20	N.Y.	20	W	25	ns
1.100 1.	ONCI TO TWW. TOO TO COM.	Mil		20		20	W	25	
t _{ER}	Input to Output Disable Delay ^[4]	Com'l/Ind		20	100 -	20	1.1	25	5 NR 5 NS 9 NS
	NITW WWWWWW	Mil		20	1.100	20	N_{UI}	25	
t _{CO1}	Synchronous Clock Input to Output Delay	Com'l/Ind		10	110	12	T.In	15	ns
	V COMPT	Mil		10		12		15	
t _{CO2}	Synchronous Clock to Local Feedback to Com-	Com'l/Ind		20	14.2	22	ONT.	29	ns
	binatorial Output ^[4, 12]	Mil	:1	20	WW.	22	CON	29	1
ts	Dedicated Input or Feedback Set-Up Time to	Com'l/Ind	10	N	12	1001	15	1.1	ns
	Synchronous Clock Input	Mil	10		12	1100	15	T.M	
t _H	Input Hold Time from Synchronous Clock Input ^[7]	Com'l/Ind	0		0		0		ns
	V.100 L. COM.I.	Mil COM	0		0	Nº70	0	OW	W
t _{WH}	Synchronous Clock Input HIGH Time ^[4]	Com'l/Ind	6		7	I.W.	8	COM	ns
	TIDOY.CONTRACTION WIT	Mil	6		7		8	c01	1.1
t _{WI}	Synchronous Clock Input LOW Time ^[4]	Com'l/Ind	6	N	7		8		ns
	WW.LOONLONL WWW	Mil	6	N	7	NW.	8	1.00	
t _{RW}	Asynchronous Clear Width ^[4]	Com'l/Ind	20	N.	20	WW	25	N.C	ns
	NW.1001.COM.TV	Mil	20		20		25		ON
t _{RR}	Asynchronous Clear Recovery Time ^[4]	Com'l/Ind	20	1.1	20		25	00 2	ns
	WWW.100Y.CO.	Mil	20	T.M	20	Ń	25	1001	
t _{RO}	Asynchronous Clear to Registered Output	Com'l/Ind	1.00	15	N .	20		25	ns
	Delay ^[4]	Mil	J.V.	15	W	20	WW	25	N.C
t _{PW}	Asynchronous Preset Width ^[4]	Com'l /Ind	20	ON.	20		25	11.10	ns
	WWW.100Y.CONT.IW	Mil .	20	CON	20		25	V.V.	
t _{PR}	Asynchronous Preset Recovery Time ^[4]	Com'l /Ind	20		20		25	N.	ns
	WWW.LOOY.COM TW	Mil	20	V.CO	20	Ń	25		10
t _{PO}	Asynchronous Preset to Registered Output	Com'l /Ind	N	15	- 1	20	-	25	ns
. •	Delay ^[4]	Mil	N.14	15	OW.	20		25	1.1
t _{CF}	Synchronous Clock to Local Feedback Input ^[4, 13]	Com'l /Ind		4	-ON	4		7	ns
	WW TION.COMETH	Mil		4		4		7	
t⊳	External Synchronous Clock Period (1/f	Com'l/Ind	13	100	14	TI	16	N	ns
		Mil	13		14		16		



External Synchronous Switching Characteristics^[7] Over Operating Range (continued)

M.TW	W.100 COM. I T		7C3	44-15	7C3	44-20	7C344-25		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
f _{MAX1}	External Maximum Frequency(1/(t _{CO1} + t _S)) ^[4, 14]	Com'l/Ind	50.0		41.6		33.3		MHz
CONT	WWW.LCOM.TW	Mil	50.0	N.CC	41.6		33.3		
f _{MAX2}	Maximum Frequency with Internal Only	Com'l/Ind	71.4	N.C	62.5	W	45.4		MHz
COM.TF	Feedback (1/(t _{CF} + t _S)) ^[4, 15]	Mil	71.4		62.5	No.	45.4		
f _{MAX3}	Data Path Maximum Frequency, least of	Com'l/Ind	83.3	100 -	71.4		62.5		MHz
	$1/(t_{WL} + t_{WH}), 1/(t_{S} + t_{H}), \text{ or } (1/t_{CO1})^{[4, 16]}$	Mil	83.3	1001	71.4	N.T.V	62.5		
f _{MAX4}	Maximum Register Toggle Frequency	Com'l/Ind	83.3	1100	71.4	TIM	62.5		MHz
COl	$1/(t_{WL} + t_{WH})^{[4, 17]}$	Mil	83.3	14.5	71.4		62.5		
t _{OH}	Output Data Stable Time from Synchronous	Com'l/Ind	3	11.10	3	Юйг.	3		ns
1001.0	Clock Input ^[4, 18]	Mil	3	. W.	3	COM	3	1	1

WW.100Y.COM.TW

Notes:

This parameter is the delay from an input signal applied to a dedicated input pin to a combinatorial output on any output pin. This delay assumes no expander 8. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to

9. form the logic function.

10. This parameter is the delay associated with an input signal applied to a dedicated input pin to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.

11. This parameter is the delay associated with an input signal applied to an I/O macrocell pin to any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This delay assumes expander lerins are used sampling production material.

12. This specification is a measure of the delay from synchronous register clock input to internal feedback of the register output signal to a combinatorial output for which the registered output signal is used as an input. This parameter assumes no expanders are used in the logic of the combinatorial output and the register is synchronously clocked. This parameter is tested periodically by sampling production material.

13. This specification is a measure of the delay associated with the internal register feedback path. This delay plus the register set-up time, ts, is the minimum

internal period for an internal state machine configuration. This parameter is tested periodically by sampling production material. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external only feedback can operate. This specification indicates the guaranteed maximum frequency at which a state machine with internal-only feedback can operate. If register output states 14. 15. must also control external points, this frequency can still be observed as long as it is less than 1/t_{CO1}. This specification assumes no expander logic is used. This

parameter is tested periodically by sampling production material. This frequency indicates the maximum frequency at which the device may operate in data-path mode (dedicated input pin to output pin). This assumes that no expander logic is used. 16.

This specification indicates the guaranteed maximum frequency in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to either a dedicated input pin or an I/O pin. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin. 17.

18

特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM

WWW.10



External Asynchronous	s Switching	Characteristics	Over Operating Range ^[7]
-----------------------	-------------	------------------------	-------------------------------------

M.	WWW.LOON, COM. TW W		7C3	44-15	7C3	44-20	7C3	44-25	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{ACO1}	Asynchronous Clock Input to Output Delay	Com'l/Ind	100 -	15	1.1	20		25	ns
	WWW 100Y.COM.TW	Mil	.100	15	N.I	20		25	
t _{ACO2}	Asynchronous Clock Input to Local Feedback to	Com'l/Ind	x 10	30	M	30		37	ns
	Combinatorial Output ^[19]	Mil 🔨	-11	30		30		37	
t _{AS}	Dedicated Input or Feedback Set-Up Time to	Com'l/Ind	7	M.	9	WT	12		ns
	Asynchronous Clock Input	Mil	7		9		12		
t _{AH}	Input Hold Time from Asynchronous Clock Input	Com'l/Ind	7	.700	9	Vr.	12		ns
	M.TW WW.100Y.COM.TW	Mil	7	N.100	9	OW.	12		
t _{AWH}	Asynchronous Clock Input HIGH Time ^[4, 20]	Com'l/Ind	6	N.19	7	Mo	9		ns
	ONATW WWW. 100Y.COM	Mil	6		7		9		
t _{AWL}	Asynchronous Clock Input LOW Time ^[4]	Com'l/Ind	7	NN.	9	.00	11		ns
	CONTRACTION CONT	Mil	7	NW	9	N.CO	11	N	
t _{ACF}	Asynchronous Clock to Local Feedback Input ^[4, 21]	Com'l/Ind		18	1.100	18	DMr.	21	ns
	X.COM.TW WW.1001.CO	Mil		18	N.10	18	OM	21	
t _{AP}	External Asynchronous Clock Period (1/f _{MAX4}) ^[4]	Com'l/Ind	13	N.	16	001.	20		ns
	DOY.COM TW WWW 100Y.C	Mil	13	N	16	1001	20	VT.	
f _{MAXA1}	External Maximum Frequency in Asynchronous	Com'l/Ind	45.4	V	34.4	1 100	27	TIM	MHz
	Mode $1/(t_{ACO1} + t_{AS})^{14, 22}$	Mil	45.4	-	34.4	1.2	27		W
f _{MAXA2}	Maximum Internal Asynchronous Frequency	Com'l/Ind	40		37	1.10	30.3	OM.	MHz
	$1/(t_{ACF} + t_{AS})$ or $1/(t_{AWH} + t_{AWL})^{[4, 23]}$	Mil	40		37	W.Y	30.3	CO_N	
f _{MAXA3}	Data Path Maximum Frequency in Asynchronous	Com'l/Ind	66.6		50	WID	40	100	MHz
	Mode ^[4, 24]	Mil	66.6		50		40		M.T
f _{MAXA4}	Maximum Asynchronous Register Toggle	Com'l/Ind	76.9	2	62.5	an.	50	1.00	MHz
	Frequency 1/(t _{AWH} + t _{AWL}) ^[4, 20]	Mil	76.9	N	62.5	WW	50	oY.C	Dar.
t _{AOH}	Output Data Stable Time from Asynchronous Clock	Com'l/Ind	15	W	15	W	15	N.	ns
	Input ^{re, 20}	Mil	15		15		15	100	CON

Notes:

19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the registered output signal to a combinatorial output for which the registered output signal is used as an input. Assumes no expanders are used in logic of combinatorial output or the asynchronous clock

20.

This parameter is tested up to the delay associated with the internal register feedback path for an asynchronously clocked register. This delay plus the asynchronously clocked state machine configuration. This delay assumes no expander logic to an asynchronously clocked register. This delay plus the asynchronously clocked register. This delay plus the asynchronously clocked register. This delay plus the asynchronously clocked state machine configuration. This delay assumes no expander logic to an asynchronously clocked state machine configuration. This delay assumes no expander logic to the asynchronously clocked state machine configuration. This delay assumes no expander logic to the asynchronously clocked state machine configuration. This delay assumes no expander logic to the asynchronously clocked state machine configuration. 21

22.

asynchronous register set-up time, I_{AS}, is the minimum internal periodically by sampling production material. In the asynchronous clock path. This parameter is tested periodically by sampling production material. This parameter indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that no expander logic is employed in the clock signal path or data path. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{ACO1}. This specification 23.

assumes no expander logic is utilized. This parameter is tested periodically by sampling production material.
This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode. This frequency is least of 1/(t_{AWH} + t_{AWL}), 1/(t_{AS} + t_{AH}), or 1/t_{ACO1}. It also indicates the maximum frequency at which the device may operate in the asynchronously clocked data-path mode. Assumes no expander logic is used. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked

25. mode by a clock signal applied to an external dedicated input or an I/O pin.

This parameter indicates the minimum time that the previous register output data is maintained on the output pin after an asynchronous register clock input to an external dedicated input or I/O pin. 26.

WWW.100Y.C

WWW 100Y.COM.TW





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CY7C344

Typical Internal Switching Characteristics Over Operating Range^[7]

+	Dedicated Input Rad and Ruffer Delay	Com'l/Ind	1100	4		5		7	
'IN	Dedicated input i ad and builer belay	Mil		4	No.	5		7	115
tio	I/O Input Pad and Buffer Delay	Com'l/Ind	AL LU	4	OV.	5		7	ns
	No input i da una Ballor Boldy	Mil	W.	4	MON	5		7	
teve	Expander Array Delay	Com'l/Ind		8		10		15	Uni ns ns ns ns ns ns ns ns ns ns ns ns ns
'EXP	Expander Anay Dolay	Mil		8		10		15	 Unit ns
tuan.	Logic Array Data Delay	Com'l/Ind	NN	7	V.CU	9	N	10	ns
LAD	Logio / Indy Data Dolay	Mil	W	7	1.0	9		10	
tine	Logic Array Control Delay	Com'l/Ind		5		7		7	ns
LAC	1001.0M	Mil		5	001.	7		7	
ton	Output Buffer and Pad Delay	Com'l/Ind		4	1007	5	1.1	5	ns
OD	ON WWW. OOY.COM	Mil		4	100	5	T.L	5	
t _{zx}	Output Buffer Enable Delay ^[27]	Com'l/Ind		7		8		11	ns
AN.100	COM.I TO WW.100 Y	Mil		7	1.1	8	<u>DVr.</u>	11	
t _{xz}	Output Buffer Disable Delay	Com'l/Ind		7	1.10	8	ON	11	ns
	DY.CO. IN WWW. 100X.	Mil		7		8	CON	11	
t _{RSU}	Register Set-Up Time Relative to Clock Signal	Com'l/Ind	5	V	5	1003	8	1.1	ns
WWW.	at Register	Mil	5	1	5	100	8	T	N
t _{RH}	Register Hold Time Relative to Clock Signal at	Com'l/Ind	7		9	N	12	D.V.	ns
	Register	Mil	7		9	11.10	12	ON.	M
t _{LATCH}	Flow-Through Latch Delay	Com'l/Ind	1.1	1		1.1	JU 2	3	ns
	MINING WWW	Mil	A.TV	1	N	1	1001	3	1.1
t _{RD}	Register Delay	Com'l/Ind	11	1		1	100	1	ns
	WW.100 Y COM. T	Mil	Dist	1		1		1.1	
t _{COMB}	Transparent Mode Delay ^[28]	Com'l/Ind	OVI.	1		_1	1.10	3	ns
	WILLOOT.CONLIT	Mil	COM	1		1	$1.W_1$	3	ON
t _{CH}	Clock HIGH Time	Com'l/Ind	6	V.L.M	7		8	100 x.	ns
	WWW.LCONY.COM	Mil	6	TIM	7		8	1001	
t _{CL}	Clock LOW Time	Com'l/Ind	6	T.	7		8	100	ns
	WW.100 COM.1	Mil	6	ON.	7		8	N.10	V.C
t _{IC}	Asynchronous Clock Logic Delay	Com'l/Ind	0	7		8		10	ns
	WWW TINOY. COM.TW	Mil	1001.	7	TW	8		10	001
t _{ICS}	Synchronous Clock Delay	Com'l/Ind	1005	-1	TT	2		3	ns
	WWW.Ite ov.COM. TW	Mil		1.1		2		3	10
t _{FD}	Feedback Delay	Com'l/Ind	1.10	10	DNr	1		1	ns
	W11001.COM.T	Mil	W.10	1	OM.	1		1	N.T.
t _{PRE}	Asynchronous Register Preset Time	Com'l/Ind		5	Mon	6		9	ns
	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	Mil 📢		5		6		9	
t _{CLR}	Asynchronous Register Clear Time	Com'l/Ind	NN	5	[.CO)	6		9	ns
	WW.100 COM. I	Mil	WW	5		6	N	9	
t _{PCW}	Asynchronous Preset and Clear Pulse Width	Com'l/Ind	5	W.10	5	DW.,	7		ns
	WWWWWWWWWWWWW	Mil	5	.W.1	5		7		



Typical Internal Switching Characteristics Over Operating Range^[7] (continued)

M	COM.		7C34	44-15	7C3	44-20	7C34	44-25	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PCR}	Asynchronous Preset and Clear Recovery Time	Com'l/Ind	5		5		7		ns
COMPLETA	WWW. 100Y.COM TW	Mil	5	N.00	5	2	7		

NWW.100X.COM.TW

Notes:

WWW.1003

Sample tested only for an output change of 500 mV. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combi-natorial operation. 28.

勝 特 力 材 料 886-3-5755	8170
胜特力电子(上海) 86-21-5415	51736
胜特力电子(深圳) 86-755-835	298787
Http://www.100y.com.	tw
WW.100Y.COM.TW	WWW.100Y.COM.T WWW.100Y.COM.T WWW.100Y.COM



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C344-15HC/HI	H64	28-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C344-15JC/JI	J64	28-Lead Plastic Leaded Chip Carrier	NTW YOUNG
	CY7C344-15PC/PI	P21	28-Lead (300-Mil) Molded DIP	N.COM. TW
	CY7C344-15WC/WI	W22	28-Lead Windowed CerDIP	v com.
20	CY7C344-20HC/HI	H64	28-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C344-20JC/JI	J64	28-Lead Plastic Leaded Chip Carrier	10Y.COMTW
	CY7C344-20PC/PI	P21	28-Lead (300-Mil) Molded DIP	MT NOS. KON
	CY7C344-20WC/WI	W22	28-Lead Windowed CerDIP	V.COM. TW
	CY7C344-20HMB	H64	28-Lead Windowed Leaded Chip Carrier	Military
	CY7C344-20WMB	W22	28-Lead Windowed CerDIP	N.100Y.CONI.TW
25	CY7C344-25HC/HI	H64	28-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C344-25JC/JI	J64	28-Lead Plastic Leaded Chip Carrier	VW.LOOX.COM
	CY7C344-25PC/PI	P21	28-Lead (300-Mil) Molded DIP	WW.IVO COM.
	CY7C344-25WC/WI	W22	28-Lead Windowed CerDIP	W.1001. COM
	CY7C344-25HMB	H64	28-Lead Windowed Leaded Chip Carrier	Military
	CY7C344-25WMB	W22	28-Lead Windowed CerDIP	WWW. OOY.CO.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Parameter	Subgroups
t _{PD1}	7, 8, 9, 10, 11
t _{PD2}	7, 8, 9, 10, 11
t _{PD3}	7, 8, 9, 10, 11
t _{CO1}	7, 8, 9, 10, 11
ts	7, 8, 9, 10, 11
t _H .100	7, 8, 9, 10, 11
t _{ACO1}	7, 8, 9, 10, 11
t _{ACO1}	7, 8, 9, 10, 11
t _{AS}	7, 8, 9, 10, 11
tur	7 8 9 10 11

Warp, Warp Professional, and Warp Enterprise are trademarks of Cypress Semiconductor. WWW.100Y.COM.TW

Package Diagrams

W.100Y.COM.TW 28-Pin Windowed Leaded Chip Carrier H64

WWW.100Y

Package Diagrams (continued)

28-Lead Plastic Leaded Chip Carrier J64

WWW.100Y

DIMENSIONS IN INCHES MIN.

28-Lead (300-Mil) Molded DIP P21

料 886-3-5753170 力材 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM

WWW.

Package Diagrams (continued)

28-Lead (300-Mil) Windowed CerDIP W22

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Document #: 38-03006 Rev.

Page 14 of 15

© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconducts products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

CY7C344

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106271	04/10/01	071/	Oh

WW.100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.I00Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.100Y.COM

WWW.100