

PIC16F818/819 **Data Sheet**

WWW.100Y.COM.TW W.100Y.COM.TW 18/20-Pin **Enhanced Flash Microcontrollers** with nanoWatt Technology WWW.100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NWW.I

WWW.100Y.COM

WW.100Y.COM.TW

WW.100Y.COM.T

WWW.100Y.COM.TW

WWW.100X.

100Y.COM.TW

WWW.100X.COM.TV

W.100X.COM.TW

WWW 100Y.COM.TW

COM.TW

WT.M

WWW.100Y.COM.TW WWW.100<u>Y</u>.COM.TW

WWW.100Y.COM.TW

WWW.100Y.C

WTM

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002 ===

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology

Low-Power Features:

- Power-Managed modes:
 - Primary Run: XT, RC oscillator, 87 μA, 1 MHz, 2V
 - INTRC: 7 μA, 31.25 kHz, 2V
 - Sleep: 0.2 μA, 2V
- Timer1 oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 0.7 μA, 2V
- Wide operating voltage range:
- Industrial: 2.0V to 5.5V

Oscillators:


- Three Crystal modes:
 - LP, XT, HS: up to 20 MHz
- Two External RC modes
- One External Clock mode:
 ECIO: up to 20 MHz
- Internal oscillator block:
- 8 user selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz

Peripheral Features:

- 16 I/O pins with individual direction control
- High sink/source current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 10-bit, 5-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI™ (Master/Slave) and I²C™ (Slave)

Pin Diagram

18-Pin PDIP, SOIC




Special Microcontroller Features:

- 100,000 erase/write cycles Enhanced Flash program memory typical
- 1,000,000 typical erase/write cycles EEPROM data memory typical
- EEPROM Data Retention: > 40 years
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- · Processor read/write access to program memory
- Low-Voltage Programming
- In-Circuit Debugging via two pins

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Device	Progra	m Memory	Data Memory		WW	10.1.10	COM	SSP		AWW
	Flash (Bytes)	#Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O Pins	10-bit A/D (ch)	CCP (PWM)	SPI™	Slave I ² C™	
PIC16F818	1792	1024	128	128	16	5	011	Y	Y	2/1
PIC16F819	3584	2048	256	256	16 🚽	5	NICO	Y	Y	2/1

Pin Diagrams



特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM

WWW.100Y.C

WWW 100X.COM.TW

WWW.IOT

WWW

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	
3.0	Data EEPROM and Flash Program Memory	
4.0	Oscillator Configurations	
5.0	I/O Ports	
6.0	Timer0 Module	53
7.0	Timer1 Module	57
8.0	Timer2 Module	
9.0	Capture/Compare/PWM (CCP) Module	
10.0		
11.0	Analog-to-Digital Converter (A/D) Module	
	Special Features of the CPU	
13.0		
14.0	Development Support	
15.0	Electrical Characteristics	ជ 117
16.0	DC and AC Characteristics Graphs and Tables	143
	Packaging Information	
Appe	endix A: Revision History	163
Appe	endix B: Device Differences	
Index	x	
On-L	Line Support	
Syste	ems Information and Upgrade Hot Line	
	der Response	
PIC1	16F818/819 Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NOTES:

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WY.COM.TW

WWW.100Y.C

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100

Y.COM.TW

WWW.100Y.COM.TW

100X.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F818/819 devices. Additional information may be found in the "PICmicro[®] Mid-Range MCU Family Reference Manual" (DS33023) which may be downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F818/819 belongs to the Mid-Range family of the PICmicro[®] devices. The devices differ from each other in the amount of Flash program memory, data memory and data EEPROM (see Table 1-1). A block diagram of the devices is shown in Figure 1-1. These devices contain features that are new to the PIC16 product line:

- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as the system clock via the configuration bits. Refer to Section 4.5 "Internal Oscillator Block" and Section 12.1 "Configuration Bits" for further details.
- The Timer1 module current consumption has been greatly reduced from 20 μA (previous PIC16 devices) to 1.8 μA typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to Section 6.0 "Timer0 Module" for further details.
- The amount of oscillator selections has increased. The RC and INTRC modes can be selected with an I/O pin configured as an I/O or a clock output (Fosc/4). An external clock can be configured with an I/O pin. Refer to **Section 4.0 "Oscillator Configurations"** for further details.

TABLE 1-1: AVAILABLE MEMORY IN PIC16F818/819 DEVICES

Device	Program Flash	Data Memory	Data EEPROM	
PIC16F818	1K x 14	128 x 8	128 x 8	
PIC16F819	2K x14	256 x 8	256 x 8	


There are 16 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External Interrupt
- Change on PORTB Interrupt
- Timer0 Clock Input
- Low-Power Timer1 Clock/Oscillator
- Capture/Compare/PWM
- 10-bit, 5-channel Analog-to-Digital Converter
- SPI/I²C
- MCLR (RA5) can be configured as an Input

Table 1-2 details the pinout of the devices with descriptions and details for each pin.

W.100Y.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

TTW 100Y.COM.TW

WWW.100Y.COM

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
TW WWW		1.00	11	N	WW.	PORTA is a bidirectional I/O port.
RA0/AN0	17	19	23		WW	N.I.COMMENT
RA0	x10	J		I/O	TTL	Bidirectional I/O pin.
AN0	11	NY.C		A.	Analog	Analog input channel 0.
RA1/AN1	18	20	24			NW.LCONL.
RA1		1001.		1/0	TTL	Bidirectional I/O pin.
AN1	4 m.				Analog	Analog input channel 1.
RA2/AN2/VREF-	1	1	26	W1. 1	- N	WWW.PO V CONL.
RA2		100	20	1/0	TTL	Bidirectional I/O pin.
AN2	WW	N			Analog	Analog input channel 2.
VREF-		1.1		· 40-	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+	2	2	27		T I I	N1001.00 (11)
RA3		1 - 1 - 1	21	1/0	TTL	Bidirectional I/O pin.
AN3		W		100	Analog	Analog input channel 3.
VREF+	N				Analog	A/D reference voltage (high) input.
RA4/AN4/T0CKI	3	3	28	V.C		
RA4	5	5	20	I/O	ST	Bidirectional I/O pin.
AN4		NN		"Ŭ	Analog	Analog input channel 4.
TOCKI					ST	Clock input to the TMR0 timer/counter.
RA5/MCLR/VPP	4	4	1	100 2	COM	WW.100 COM.
RA5	-	7		100	ST	Input pin.
MCLR	A N				ST	Master Clear (Reset). Input/programming
NI 1001. ONLI				N.10	COM.	voltage input. This pin is an active-low Reset
WWW. ONY.COM	W			- 16	04.00	to the device.
VPP				Р	S COM	Programming threshold voltage.
RA6/OSC2/CLKO	15	17	20		001.00	LI COM.
RA6			20	I/O	ST	Bidirectional I/O pin.
OSC2	N1. r	1		0	CC CC	Oscillator crystal output. Connects to crystal o
WWW 100Y.C	T.M.				N.1001.	resonator in Crystal Oscillator mode.
CLKO	J	W		0	HAY.C	In RC mode, this pin outputs CLKO signal
W.100	OM.	-			W.100	which has 1/4 the frequency of OSC1 and
WW 100Y.C	M	TV.			N.1001.	denotes the instruction cycle rate.
RA7/OSC1/CLKI	16	18	21	W	YOO Y	WWWWWWWWWW
RA7	c0)	V . E	«1	I/O	ST	Bidirectional I/O pin.
OSC1		TIM			ST/CMOS(3)	Oscillator crystal input.
CLKI	V.CC			I	NN T	External clock source input.

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW 100Y.COM.TW

NW.100X.COM.TW

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
WW WILL	WW.	001.	.COM	LTW	N	PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	70	M.L.		
RB0	O	100		1/0	TTL	Bidirectional I/O pin.
INT		N.1.	V.C		ST ⁽¹⁾	External interrupt pin.
RB1/SDI/SDA	7	8	8	OM.		
RB1/SDI/SDA RB1	7	0	000	I/O	TTL	Bidirectional I/O pin.
SDI		NN.,	Va	C″Ŭ	ST	SPI™ data in.
SDA		W	100 *	1/0	ST	$l^2 C^{TM}$ data.
RB2/SDO/CCP1	8	9	9		NT.N	W 1002. ONLIN
RB2	0	3		1/0	TTL	Bidirectional I/O pin.
SDO		TAN	W.10	0	ST	SPI data out.
CCP1		NN	1	1/0	ST	Capture input, Compare output, PWM output.
RB3/CCP1/PGM	9	10	10	NY.		WWW 100Y.COMIT
RB3	-		WW.	I/O	COTL	Bidirectional I/O pin.
CCP1		N		I/O	ST	Capture input, Compare output, PWM output.
PGM		-	NW V	Loo	ST	Low-Voltage ICSP™ Programming enable pin
RB4/SCK/SCL	10	11	12	1.100		WWW.LCONT.W
RB4			VI L	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
SCK			WV	I/O	ST	Synchronous serial clock input/output for SPI.
SCL			-1	N. 1. V	ST	Synchronous serial clock input for I ² C.
RB5/SS	11	12	13	N		M.I. COM.I.
RB5		N	N	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
SS		N		VIVI	TTL	Slave select for SPI in Slave mode.
RB6/T1OSO/T1CKI/PGC	12	13	15			OM.I COM
RB6		WT		I/O	TTL	Interrupt-on-change pin.
T1OSO		I		0	ST	Timer1 Oscillator output.
T1CKI		1.7	. 4		ST	Timer1 clock input.
PGC		TT .			ST ⁽²⁾	In-circuit debugger and ICSP programming
	1 <u>C</u> O	Nr.	N -	<		clock pin.
RB7/T1OSI/PGD	13	14	16	1/0	THIN!	CONTRACTION NOTION
RB7			N1	I/O	TTL	Interrupt-on-change pin.
T1OSI PGD		COM.	W		ST ST ⁽²⁾	Timer1 oscillator input. In-circuit debugger and ICSP programming
		CON			0111	data pin.
Vss	5	5, 6	3, 5	Р		Ground reference for logic and I/O pins.
VDD	14	15, 16		P	N.V.	Positive supply for logic and I/O pins.

PIC16E818/819 PINOLIT DESCRIPTIONS (CONTINUED) TA DI E 1-2-

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode. 2:

NUN 100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise. 3:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


2.0 MEMORY ORGANIZATION


There are two memory blocks in the PIC16F818/819. These are the program memory and the data memory. Each block has its own bus, so access to each block can occur during the same oscillator cycle.

The data memory can be further broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The PIC16F818 device's 128 bytes of data EEPROM memory have the address range of 00h-7Fh and the PIC16F819 device's 256 bytes of data EEPROM memory have the address range of 00h-FFh. More details on the EEPROM memory can be found in Section 3.0 "Data EEPROM and Flash Program Memory".

Additional information on device memory may be found in the "PICmicro® Mid-Range Reference Manual" (DS33023).





2.1 **Program Memory Organization**

The PIC16F818/819 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F818, the first 1K x 14 (0000h-03FFh) is physically implemented (see Figure 2-1). For the PIC16F819, the first 2K x 14 is located at 0000h-07FFh (see Figure 2-2). Accessing a location above the physically implemented address will cause a wraparound. For example, the same instruction will be accessed at locations 020h, 420h, 820h, C20h, 1020h, 1420h, 1820h and 1C20h.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

FIGURE 2-2:

PROGRAM MEMORY MAP

2.2 **Data Memory Organization**

The data memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits.

Bank
Dallk
000
W.100 1. COM.
2
3
WWW.W. ONY.CO

WWW.100Y.CO

WW 100Y.COM.TW

WWW.100Y.C

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access (e.g., the Status register is in Banks 0-3).

Note:	EEPROM data memory description can be
VIC	found in Section 3.0 "Data EEPROM and
	Flash Program Memory" of this data
N	sheet.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register, FSR.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.COM.TW

.COM.TW PIC16F818/819

_				-
	GU	IDG	= つ.	_ ? •
	IGU	1111		J.

PIC16F818 REGISTER FILE MAP

A	File ddress	CON.TW	WW.100X.C	File Address	File Address		
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	WW 10	105h	V.T.V	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
	07h	COM.	87h	·WW.	107h	DNT.	187h
IN	08h	1001.	88h		108h	M.	188h
Wn.	09h		89h	WW.	109h	WILL.	189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽¹⁾	18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved ⁽¹⁾	18Fh
T1CON	10h	OSCTUNE	90h	1 17	110h	INOY.COM	190h
TMR2	11h	WW.Io.	91h		WWW	COM.	
T2CON	12h	PR2	92h	1.1.1		100 L. COM	
SSPBUF	13h	SSPADD	93h	WIN	NN	100Y.	
SSPCON	14h	SSPSTAT	94h	Wm	WW	N.L.COL	
CCPR1L	15h	.W.	95h	OW.1		W.100 CC	
CCPR1H	16h	WW.	96h	MT.W		100Y.	
CCP1CON	17h	WWW	97h	Wrano	N	NY TOOY.C	
1.100 . 00	18h	V lan	98h	COM		WW.IOT	
1007.	19h	N	99h	CON.TW		.100 L	
W	1Ah	WW I	9Ah	I.U. TW		NN 100Y	
W. TO	1Bh		9Bh	V.CONI	Ţ	WWW.	
1001.	1Ch		9Ch	COM-1	×1	WW.100	
Yoo Y.	1Dh	N N	9Dh	T.M.		W 10	
ADRESH	1Eh	ADRESL	9Eh	ony.Com		WW	
ADCON0	1Fh	ADCON1	9Fh	TON COM.	11Fh	WWW.	19Fh
WWW.100	20h	General Purpose Register	A0h	100 1. COM	120h	WWW	1A0h
General		32 Bytes	BFh	100Y.CO	WILL	N.M.	
Purpose Register		DNT. TN	C0h	Accesses	Vn.	Accesses	
		Accesses		20h-7Fh	0 ^{M.1}	20h-7Fh	
96 Bytes		40h-7Fh	N	100X.C	T.Mon		
WW		ICUM-TW	1	VW LOOX.		W W	
	7Eh	COM.	EEh	WW.In	17Fh	N W	1556
Bank 0	7Fh	Bank 1	FFh	Bank 2		Bank 3	1FFh
* Not a ph	ysical reg	lata memory locati jister. re reserved; maint			胜特	力材料 886- 力电子(上海) 86-5 力电子(深圳) 86-7	21-3497

WT.MON.COM.TW

WWW.100Y.C

FIGURE 2-4:

: PIC16F819 REGISTER FILE MAP

Indirect addr.(*) OPTION_REG OPTION_REG OPCL STATUS STATUS STATUS TRISA TRISB OPTION_REG OPCL STATUS OPCL STATUS OPCL STATUS OPCL STATUS OPCL STATUS OPCL STATUS OPCL SSPADD OPCL SSPSTAT	80h 81h 82h 83h 84h 85h 86h 87h 88h 80h 8Ch 8Bh 8Ch 8Dh 8Eh 8Ch 90h 91h 92h 93h 92h 93h 93h 94h 95h 96h 97h 98h	Indirect addr.(*) TMR0 PCL STATUS FSR PORTB PORTB POLATH INTCON EEDATA EEADR EEDATH EEADRH	100h 101h 102h 103h 104h 105h 106h 107h 108h 108h 108h 10Ch 10Ch 10Ch 10Ch 10Ch 10Ch 10Ch	Indirect addr.(*) OPTION_REG PCL STATUS FSR TRISB PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾ Reserved ⁽¹⁾	180h 181h 182h 183h 184h 185h 186h 187h 188h 189h 188h 189h 188h 188h 188h 188
Or Hore_relation PCL PCL STATUS FSR TRISA TRISB TRISB PCLATH INTCON PIE1 PIE2 PCON OSCCON OSCTUNE PR2 SSPADD SSPSTAT PA	81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Ch 8Eh 90h 91h 92h 93h 93h 95h 95h 96h 97h 98h	PCL STATUS FSR PORTB PORTB PCLATH INTCON EEDATA EEADR EEDATH	102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	PCL STATUS FSR TRISB PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	182h 183h 184h 185h 186h 187h 188h 188h 188h 188h 188h 188h 188
h PCL STATUS STATUS FSR TRISA TRISA TRISB POLATH N PIE1 N PIE2 N PCON OSCCON OSCTUNE N PR2 SSPADD SSPSTAT	82h 83h 84h 85h 86h 87h 88h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 92h 93h 94h 95h 96h 97h 98h	STATUS FSR PORTB POLATH INTCON EEDATA EEADR EEDATH	103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	STATUS FSR TRISB PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	183h 184h 185h 186h 187h 188h 189h 188h 188h 188h 188h 188h 188
h STATUS FSR TRISA TRISA TRISB F F F F F F F F F F F F F F F F F F F	83h 84h 85h 86h 87h 88h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 92h 93h 94h 95h 96h 97h 98h	FSR PORTB POLATH INTCON EEDATA EEADR EEDATH	104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	FSR TRISB PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	184h 185h 186h 187h 188h 189h 18Ah 18Ah 18Bh 18Ch 18Dh 18Dh 18Fh
h FSR TRISA TRISA TRISB TRIST TRISB TRISB TRIST TRISB TRIST TRISB TRIST TRISB TRIST TRIST TRISB TRIST	84h 85h 86h 87h 88h 8Ah 8Dh 8Ch 8Ch 8Ch 8Eh 90h 91h 92h 93h 93h 94h 95h 96h 97h 98h	PORTB PCLATH INTCON EEDATA EEADR EEDATH	105h 106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	TRISB PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	185h 186h 187h 188h 189h 18Ah 18Bh 18Ch 18Ch 18Ch 18Ch 18Ch 18Ch
h TRISB h PCLATH h PIE1 h PIE2 h PCON h PIE2 h PCON h PIE2 h PCON h PR2 h PR2 h SSPADD h SSPSTAT h	86h 87h 88h 89h 8Ah 8Dh 8Ch 8Ch 8Ch 8Ch 90h 91h 92h 93h 93h 95h 95h 95h 96h 97h 98h	PCLATH INTCON EEDATA EEADR EEDATH	106h 107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	186h 187h 188h 189h 18Al 18Bl 18Cl 18Cl 18Cl 18El 18Fh
n TRISB	87h 88h 8Ah 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 92h 93h 94h 95h 95h 96h 97h 98h	PCLATH INTCON EEDATA EEADR EEDATH	107h 108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	PCLATH INTCON EECON1 EECON2 Reserved ⁽¹⁾	1871 1881 1891 1841 1841 1841 1841 1841 184
h PCLATH h PCLATH h INTCON h PIE1 h PIE2 h PCON n OSCCON n OSCTUNE n PR2 n SSPADD n SSPADD	88h 89h 8Ah 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 93h 95h 95h 95h 95h 95h 95h	INTCON EEDATA EEADR EEDATH	108h 109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	INTCON EECON1 EECON2 Reserved ⁽¹⁾	188h 189h 18Al 18Bl 18Cl 18Cl 18Cl 18Fh
h PCLATH h INTCON h PIE1 h PIE2 h PCON h OSCCON h OSCTUNE h PR2 h SSPADD h SSPSTAT h	89h 8Ah 8Bh 8Ch 8Dh 8Eh 90h 91h 92h 93h 93h 95h 95h 95h 96h 97h 98h	INTCON EEDATA EEADR EEDATH	109h 10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	INTCON EECON1 EECON2 Reserved ⁽¹⁾	189h 18Al 18Bl 18Cl 18Cl 18Dl 18El 18Fh
h PCLATH h INTCON h PIE1 h PIE2 h PCON h OSCCON h OSCTUNE h PR2 h SSPADD h SSPSTAT h	8Ah 8Bh 8Ch 8Dh 8Fh 90h 91h 92h 93h 93h 95h 95h 96h 97h 98h	INTCON EEDATA EEADR EEDATH	10Ah 10Bh 10Ch 10Dh 10Eh 10Fh	INTCON EECON1 EECON2 Reserved ⁽¹⁾	18AI 18BI 18C 18D 18EI 18FI
h INTCON h PIE1 h PIE2 h PCON n OSCCON n OSCTUNE n PR2 n SSPADD n SSPSTAT n	8Bh 8Ch 8Dh 8Fh 90h 91h 92h 93h 93h 95h 95h 96h 97h 98h	INTCON EEDATA EEADR EEDATH	10Bh 10Ch 10Dh 10Eh 10Fh	INTCON EECON1 EECON2 Reserved ⁽¹⁾	18BI 18C 18D 18EI 18FI
h PIE1 h PIE2 h PCON n OSCCON n OSCTUNE n PR2 n SSPADD n SSPSTAT n n	8Ch 8Dh 8Eh 90h 91h 92h 93h 94h 95h 95h 95h 95h 95h 98h	EEDATA EEADR EEDATH	10Ch 10Dh 10Eh 10Fh	EECON1 EECON2 Reserved ⁽¹⁾	18C 18D 18EI 18FI
h PIE2 h PCON OSCCON h OSCTUNE h PR2 h SSPADD h SSPSTAT	8Dh 8Eh 90h 91h 92h 93h 94h 95h 95h 96h 97h 98h	EEADR EEDATH	10Dh 10Eh 10Fh	EECON2 Reserved ⁽¹⁾	18D 18EI 18Fi
h PCON OSCCON OSCTUNE OPR2 OPP	8Eh 8Fh 90h 91h 92h 93h 94h 95h 95h 96h 97h 98h	EEDATH	10Eh 10Fh	Reserved ⁽¹⁾	18EI 18Fi
n OSCCON OSCTUNE n PR2 n SSPADD n SSPSTAT	8Eh 8Fh 90h 91h 92h 93h 94h 95h 95h 96h 97h 98h		10Fh		18Fi
n OSCCON OSCTUNE n PR2 n SSPADD n SSPSTAT n	8Fh 90h 91h 92h 93h 94h 95h 95h 96h 97h 98h				18Fi
n PR2 n SSPADD n SSPSTAT	90h 91h 92h 93h 94h 95h 96h 97h 98h	DM. TW OM. TW COM. TW COM. TW COM. TW	110h	W.100Y.CO WW.100Y.CO WW.100Y.C WWW.100Y.C WWW.100Y.C	1901
n PR2 n SSPADD n SSPSTAT n	91h 92h 93h 94h 95h 96h 97h 98h	OM.TW COM.TW COM.TW COM.TW	A A MA	W.100X.CO WW.100X.Co WWW.100X.C WWW.100X.C WWW.100X	0.00 0.00 0.00 0.00
n SSPADD n SSPSTAT n	93h 94h 95h 96h 97h 98h	OM.TW COM.TW COM.TW COM.TW	2 V	WW.1001. WW.100X.C WWW.100X.C	0.00 0 0 0 0 0 0 0 0 0
n <u>SSPSTAT</u> n n n	94h 95h 96h 97h 98h	COM.TW COM.TW COM.TW	N	WW.100Y.C WWW.100Y.C WWW.100Y	0M CON (.CO
	94h 95h 96h 97h 98h	COM.TW COM.TW	V	WW.100Y.C	CO ₂₀ CO ₂₀
	95h 96h 97h 98h	LCOM.IW		WWW.1001	.CO 1.CO
	96h 97h 98h	V.COM.TW	1	WWW.100X	7.CO
n.T.T	97h 98h	N.COMP.	1	WWW.	V.CU
.4	98h				
		COM-1	A 1	WWW.100	TC
	99h	T.M.		W 10	J
h	9Ah	NY.COM	W	WW	NY.
h)M	9Bh	TCOM.		WWW.	
h	9Ch	1001. ON		N.	100 -
h	9Dh	100Y.CO	WED	MM.	100
h ADRESL	9Eh	N.LO. COL	W	WWW	
ADCON1	9Fh	W.100 1 CC	11Fh	With the second s	19Fł
N.C.	A0h	1001.	120h		1A0
WT WON.YO		NW. ONY.C	U.S.	VW W	
General		General	CONT	AN AN	NN
Purpose		Purpose	COM.	Accessor	-NV
			. Co		
00 Dytes	1	80 Bytes	V.COM	W	WW
N.100 CONT.1	EFh	. W.100	16Fh	1.1	
Accesses	F0h	Accesses	170h	WT.IN	
70h-7Fh	FFh	70h-7Fh	17Fh	W	1FFI
Bank 1		Bank 2		Bank 3	
al register.					
	h General Purpose Register 80 Bytes Accesses 70h-7Fh Bank 1 ted data memory locati al register. ers are reserved; maint	A0h General Purpose Register 80 Bytes Accesses 70h-7Fh Bank 1 ted data memory locations, read al register. ers are reserved; maintain these	h General Purpose Register 80 Bytes Accesses 70h-7Fh Bank 1 EFh Foh FFh Bank 2 Ceneral Purpose Register 80 Bytes EFh F0h FFh Bank 2 Ceneral Purpose Register 80 Bytes FFh Bank 2 Ceneral FFh Bank 2 Ceneral FFh FFh Bank 2 Ceneral FFh FFh Bank 2 Ceneral FFh FFh Bank 2 FFh FFh FFh FFh FFh FFh FFh FFh FFh FF	ADDONNI Sini AOh AOh 120h General Purpose Register 80 Bytes EFh Accesses 70h-7Fh Bank 1 EFh Bank 2 h Accesses 70h-7Fh Bank 1 FFh Bank 2 ted data memory locations, read as '0'. al register. ers are reserved; maintain these registers clear.	ACCESSES ACCESS

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

© 2004 Microchip Technology Inc.

WW.100Y.COM

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1.

The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

	TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY	1
--	-------------------	-----------------------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
Bank 0		11	W.100	CON	1.1		I.W.W		Mr. Y	[
00h ⁽¹⁾	INDF	Addressi	Addressing this location uses contents of FSR to address data memory (not a physical register)									
01h	TMR0	Timer0 M	Iodule Regis	ter 🗸 🔍	Wn		NNN.	. No.	1	xxxx xxxx	53, 17	
02h ⁽¹⁾	PCL	Program	Program Counter's (PC) Least Significant Byte									
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	16	
04h ⁽¹⁾	FSR	Indirect D	Indirect Data Memory Address Pointer									
05h	PORTA	PORTA [PORTA Data Latch when written; PORTA pins when read									
06h	PORTB	PORTB I	PORTB Data Latch when written; PORTB pins when read									
07h	010-	Unimpler	mented	No.	V.COm	W	W	N	N.C.	P	_	
08h	-014.1	Unimpler	mented	W.Iv	- CON			WW.I			_	
09h		Unimpler	mented	10	JY.	N.T.V	N		001.	M-	_	
0Ah ^(1,2)	PCLATH			N.T.	Write Buffer	for the upper	5 bits of the	Program Cou	unter	0 0000	23	
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18	
0Ch	PIR1	11	ADIF		100 F.	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	20	
0Dh	PIR2	ATN .			EEIF		 – 	ATN.	YOT.	0	21	
0Eh	TMR1L	Holding F	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									
0Fh	TMR1H	Holding F	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register									
10h	T1CON		N - N	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	57	
11h	TMR2	Timer2 M	Timer2 Module Register									
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	64	
13h	SSPBUF	Synchror	nous Serial P	ort Receive	Buffer/Transm	it Register	WT .	1	N.V.	xxxx xxxx	71, 76	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	73	
15h	CCPR1L	Capture/	Compare/PW	/M Register	(LSB)	001.	M.T.Y			XXXX XXXX	66, 67, 68	
16h	CCPR1H	Capture/	Compare/PW	/M Register	(MSB)	ANY.C	T	N	MA.	XXXX XXXX	66, 67, 68	
17h	CCP1CON	·	W	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	65	
18h	1	Unimpler	Unimplemented									
19h	NNT.	Unimpler	Unimplemented									
1Ah	t V	Unimpler	mented		- TN	W.Fo	A COM	M		NN.	N.CO	
1Bh		Unimpler	mented	1.44	44.1	W 100	100	1.1				
1Ch	A PAN	Unimpler	mented	WT	W	10	N.Co	WTN		1	101-	
1Dh		Unimpler	mented			WW.P	NCO	N		NVI VIII	A.C	
1Eh	ADRESH	A/D Resu	ult Register H	ligh Byte			00 -	M.		xxxx xxxx	81	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	- 1	ADON	0000 00-0	81	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

W.100X.COM.T 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are WWW.100Y.COM. transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NTAN 100Y.COM.TW

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1		NW	. Voo	Com	Wn	WW	1915	V.Com	WT		
80h ⁽¹⁾	INDF	Addressi	ng this locat	ion uses cont	ents of FSR t	o address da	ta memory (r	ot a physical	register)	0000 0000	23
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
82h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte	V	W	MY.CC	NT I	0000 0000	23
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
84h ⁽¹⁾	FSR	Indirect D	Data Memory	Address Poi	inter	· · · · · · · · · · · · · · · · · · ·	W.	100	-0N.1	XXXX XXXX	23
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽³⁾	PORTA Dat	a Direction R	egister (TRIS	A<4:0>		1111 1111	39
86h	TRISB	PORTB I	Data Directio	on Register	ON	A.	Win	1.	COm	1111 1111	43
87h	N.12	Unimpler	mented	1.100 1.	-M.I			W.100	COM	_	_
88h	WT-	Unimpler	mented	Your .		N7	MA	100	1.0	T.T.	_
89h	ONT	Unimpler	mented	N	COM.	M	W.	111.	N.CO.	1	_
8Ah ^(1,2)	PCLATH		<u> </u>	N. 100'	Write Buffer	for the upper	5 bits of the	PC	0.1	0 0000	23
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
8Ch	PIE1	<u> </u>	ADIE	NN ⁻	V.EO	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19
8Dh	PIE2	_		.10	EEIE	W.F.	_	W	100_	0	21
8Eh	PCON		- 1	<u> </u>	no Lo	WEN.	_	POR	BOR	dd	22
8Fh	OSCCON		IRCF2	IRCF1	IRCF0		IOFS	- A		-000 -0	38
90h ⁽¹⁾	OSCTUNE		_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36
91h	NOY-	Unimpler	mented	W.	1100Y.	M		M		Mo	7. T
92h	PR2	Timer2 P	eriod Regist	ter	N.	CON	W	W		1111 1111	68
93h	SSPADD	Synchror	nous Serial F	Port (I ² C™ me	ode) Address	Register			WW.L	0000 0000	71, 76
94h	SSPSTAT	SMP	CKE	D/A	P 00	S	R/W	UA	BF	0000 0000	72
95h		Unimpler	mented	W	NA.	N.CO	WT		NW.		T-
96h	N.IO	Unimpler	mented		WW.I		Nr.		WW	J. C	
97h	TODE T	Unimpler	mented	V	1	001.	M			100-	014.
98h	VVI-	Unimpler	mented	-	NN	ANY.C	T		MM.	. 100Y.	
99h	WAT ION	Unimpler	mented	1	WW	10-	OM.	N	WIN		COL
9Ah	10	Unimpler	mented		W T	4.100 r.	-M.			W.L	CON
9Bh	AN T.	Unimpler	mented	N	MW.	Yoon		N'T	AV V	00	
9Ch	I.V.T	Unimpler	mented			W.L	J COM	M	-	Mr.	N.CO
9Dh		Unimpler	mented		A.	100 INN. 100	CON				
9Eh	ADRESL	A/D Resu	ult Register I	_ow Byte	W	101	N.C.	WT N		xxxx xxxx	81
9Fh	ADCON1	ADFM	ADCS2	-	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	82

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

W.100Y.COM.T 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

WWW 100Y.COM.TW

WWW.100Y.C

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

100Y.COM.TW

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details or page:
Bank 2	NV0	N.	N.CC	WT.		WWW.	. MON.C	T	N		
100h ⁽¹⁾	INDF	Addressin	ng this locat	ion uses cont	ents of FSR to	o address data	a memory (not	a physical re	egister)	0000 0000	23
101h	TMR0	Timer0 M	odule Regis	ster			N.100 r.	CON.		XXXX XXXX	53
102h ⁽¹	PCL	Program	Counter's (I	PC) Least Sig	nificant Byte	NW	Yoon Y		WT	0000 0000	23
103h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
104h ⁽¹⁾	FSR	Indirect D	ata Memor	y Address Poi	inter		W.100	1.00	1.1	xxxx xxxx	23
105h	- N	Unimpler	nented	Y.Co	WT	N	10	NY.	WIT	_	—
106h	PORTB	PORTB	Data Latch v	vhen written; l	PORTB pins v	vhen read	WW. P	N.CL	Vn.	xxxx xxxx	43
107h	<u> </u>	Unimplen	nented	0 1 0	M.L		.W.I		ON.		_
108h	-W-	Unimplen	nented	MY.C	WTD		ANN .	1001.	The	<u> </u>	_
109h		Unimplen	nented	- T C	OM.	4	WWW		COM	- N	_
10Ah ^(1,2)	PCLATH			1007.	Write Buffer	for the upper	5 bits of the P	rogram Cou	nter	0 0000	23
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
10Ch	EEDATA	EEPRON	I/Flash Data	Register Low	v Byte		War	W.5.	V.COF	xxxx xxxx	25
10Dh	EEADR	EEPRON	I/Flash Add	ress Register	Low Byte			W.100	- c0	xxxx xxxx	25
10Eh	EEDATH	_	N FD	EEPROM/F	lash Data Reg	gister High By	te	-11	01.	xx xxxx	25
10Fh	EEADRH	- V	W	N -10	OX.COM	TI	EEPROM/Fl High Byte	ash Address	Register	xxx	25
Bank 3	COM	1	1	M.	N.C.	WT.		N NY T	100Y.C	TW	
180h ⁽¹⁾	INDF	Addressir	ng this locat	ion uses cont	ents of FSR to	o address data	a memory (not	a physical re	egister)	0000 0000	23
181h	OPTION REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
182h ⁽¹⁾	PCL	Program	Counter's (I	PC) Least Sig	nificant Byte	T.	Ŵ	WW.	100	0000 0000	23
	STATUS	IRP	RP1	RP0	TO	PD	X Z	DC	С	0001 1xxx	16
183h ⁽¹⁾				y Address Poi		- M			101.10	xxxx xxxx	23
183h ⁽¹⁾ 184h ⁽¹⁾	FSR	Indirect D									A W
184h ⁽¹⁾	FSR		<u> </u>	, , , , , , , , , , , , , , , , , , , ,		I.COM	WT				
184h ⁽¹⁾ 185h	100 <u>7</u> .CU	Unimplen	nented	NN	1.100	CON.	TW	N	WW.	-	43
184h ⁽¹⁾	<1 CV	Unimplen PORTB D	nented Data Directio	NN		K.COM	TW	14	WW.I	 1111 1111 	
184h ⁽¹⁾ 185h 186h	100 <u>7</u> .CU	Unimplen PORTB I Unimplen	nented Data Direction nented	NN		r.com x.com x.com	TW A.TW	4	WWW.		
184h ⁽¹⁾ 185h 186h 187h	100 <u>7</u> .CU	Unimplen PORTB I Unimplen Unimplen	nented Data Direction nented nented	NN		1.001 <u>N.COM</u>	TW M.TW	4	MWW.	 1111 1111 	43
184h ⁽¹⁾ 185h 186h 187h 188h 189h	— TRISB — — —	Unimplen PORTB I Unimplen	nented Data Direction nented nented	MM	W.100	for the upper	5 bits of the P	rogram Cou	nter	100 <u>2</u> -CO	
184h ⁽¹⁾ 185h 186h 187h 188h 189h	100 <u>7</u> .CU	Unimplen PORTB I Unimplen Unimplen	nented Data Direction nented nented	MM	W.100	for the upper	5 bits of the P	rogram Cou INTF	nter		
184h ⁽¹⁾ 185h 186h 187h 188h 189h 18Ah ^(1,2)	TRISB — — — PCLATH	Unimplen PORTB I Unimplen Unimplen Unimplen	nented Data Direction nented nented nented	on Register	Write Buffe						
184h ⁽¹⁾ 185h 186h 187h 188h 189h 18Ah ^(1,2) 18Bh ⁽¹⁾	TRISB — — PCLATH INTCON	Unimplen PORTB I Unimplen Unimplen Unimplen GIE EEPGD	nented Data Direction nented nented — PEIE —	m Register	Write Buffer INTE FREE	RBIE WRERR	TMR0IF	INTF	RBIF		 23 18
184h ⁽¹⁾ 185h 186h 187h 188h 189h 189h ^(1,2) 18Bh ⁽¹⁾ 18Ch	TRISB — — PCLATH INTCON EECON1	Unimplen PORTB I Unimplen Unimplen GIE EEPGD EEPROV	nented Data Direction nented nented — PEIE —	TMR0IE	Write Buffer	RBIE WRERR	TMR0IF	INTF	RBIF		 23 18 26

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMAR	(CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

WW.100X.COM. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are 2: WWW.100Y.COM.TW transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM. Http://www.100y.com.tw WWW.100Y.COM.

WWW 100Y.COM.TW

WW.100Y.COM.TW

2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any status bits, see Section 13.0 "Instruction Set Summary".

Note:	The C and DC bits operate as a borrow
	and digit borrow bit, respectively, in
	subtraction. See the SUBLW and SUBWF
-	instructions for examples.

REGISTER 2-1:	STATUS	: STATUS R	EGISTER (/	ADDRESS	03h, 83h, '	103h, 183	sh)		
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
	IRP	RP1	RP0	TO	PD	Z	DC	С	
	bit 7							bit 0	
bit 7	1 = Bank	ister Bank Sele < 2, 3 (100h-1F < 0, 1 (00h-FFh	Fh)	or indirect a	ddressing)				
bit 6-5	RP<1:0>	: Register Banl	Select bits	(used for dir	ect addressi	ng)			
	10 = Ban 01 = Ban 00 = Ban	k 3 (180h-1FFI k 2 (100h-17FI k 1 (80h-FFh) k 0 (00h-7Fh) ik is 128 bytes.					导力电子(上)	料 886-3-5753 每)86-21-3497(川) 86-755-832	0699
bit 4	TO: Time						Http://ww	w. 100y. com. t	w
		power-up, CLI DT time-out oc		ion or SLEE	P instruction		WWW.100	OY.COM.T	N
bit 3		er-down bit							
		power-up or b xecution of the							
bit 2	Z: Zero b								
		result of an arit result of an arit							
bit 1	DC: Digit	carry/borrow b	it (addwf, ai	DDLW, SUBLW	and SUBWF	instruction	ns)(1)		
		rry-out from the arry-out from the				ed			
bit 0		borrow bit (ADI							
		rry-out from the arry-out from the	-						
	Note 1	: For borrow, complement	the polarity is of the secon		A subtractior	n is execute	ed by adding	the two's	
	WW 2	: For rotate (R bit of the sou	RF, RLF) inst urce register.		s bit is loade	d with eithe	er the high or	low-order	
	Legend: R = Rea	: dable bit	VV = VVr	ritable bit	U = Unimp	blemented	bit, read as '(D,	

'1' = Bit is set

WW 100Y.COM.TW

-n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

R/W-1

PS1

R/W-1

PS0

2.2.2.2 **OPTION_REG Register**

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB. Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

R/W-1

PS2

R/W-1	R/W-1
RBPU	INTEDG

REGISTER 2-2:

bit 7	RBPU: PORTB Pull-up Enable bit							
	 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values 							
bit 6	INTEDG: Interrupt Edge Select bit							
	 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 							
bit 5	TOCS: TMR0 Clock Source Select bit							
	 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO) 							
bit 4	T0SE: TMR0 Source Edge Select bit							
	 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin 							
bit 3	PSA: Prescaler Assignment bit							
	 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module 							
bit 2-0	PS2:PS0: Prescaler Rate Select bits							
	Bit Value TMR0 Rate WDT Rate 000 1:2 1:1 001 1:4 1:2 010 1:8 1:4 011 1:16 1:8 100 1:32 1:16 101 1:64 1:32 110 1:128 1:64 111 1:256 1:128							
	Legend:							
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$							
	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							

OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

R/W-1

TOSE

R/W-1

PSA

R/W-1

TOCS

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

NW 100Y.COM.TW

2.2.2.3 **INTCON Register**

WWW.100Y.COM.T WWW.100Y.COM.

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

JOY. COM.TW	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
	bit 7	100	I.C.M.T		WW	1001.	M.TW	bit (
bit 7	GIE: Global II							
	1 = Enables0 = Disables		sked interrupts upts					
bit 6	PEIE: Periphe	eral Inter	rupt Enable bit					
			sked periphera heral interrupts					
bit 5	TMROIE: TM	R0 Overf	low Interrupt E	nable bit				
	1 = Enables 0 = Disables							
bit 4	INTE: RB0/IN	IT Extern	al Interrupt En	able bit				
			INT external in /INT external ir					
bit 3	RBIE: RB Po	rt Chang	e Interrupt Ena	ble bit				
			ort change inte					
bit 2	TMROIF: TM	R0 Overf	low Interrupt Fl	ag bit				
	1 = TMR0 re 0 = TMR0 re		s overflowed (r I not overflow	nust be clea	ared in softw	vare)		
bit 1	INTF: RB0/IN	IT Extern	al Interrupt Fla	g bit				
	1 = The RB0	/INT exte	ernal interrupt of	occurred (m		ed in softwa	ire)	
bit 0	RBIF: RB Po	rt Chang	e Interrupt Flag	bit				
			will continue to g bit RBIF to b		RBIF. Read	ing PORTB	will end the	e mismatch
			e RB7:RB4 pin			be cleared in	n software)	
	0 = None of 1	the RB7:	RB4 pins have	changed s	tate			
	Legend:	I.COM	Wm	WWW	O.Y.o	VT.	I	MMM
	R = Readabl	e bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	'0'
	-n = Value at	POR	'1' = Bit	is set	'0' = Bit is	s cleared	x = Bit is	unknown
	WWW	OY.C			1003		<u>LM</u>	
		00X.	勝特力材					
		Tool .	胜特力电子(CUN		
			胜特力电子(00-832987	87 100 L.COM 100 X.CO N.100 X.C		
		N.100		ww. 100y.	com. tw	104 . CC		
		100	T.In S.Y		W	1001.0		
		W.100	N.COM.T			.100Y.CC		

WW 100Y.COM.TW

WWW.100Y.C

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

2.2.2.4 **PIE1** Register

This register contains the individual enable bits for the peripheral interrupts.

N.100Y.CO	Note:	Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.
W.1001.C		
WW.100Y.	REGIST	ER 2-4: PIE1: PERIPHERAL INTER

N.100 1.CO	Note.		ny periphera	l interrupt.	Sel lo					
WW.100Y.C	REGISTE	R 2-4:	PIE1: PE	RIPHERAL	INTERRU	JPT ENABL	E REGIST	ER 1 (ADD	RESS 8CI	ו)
WW.100 F			U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	I
W.100 x			N.V.	ADIE			SSPIE	CCP1IE	TMR2IE	Т
WW 100			bit 7	1001.00	M.T		WW.100	TCOM.		

	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	. WTW.	ADIE			SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7	.100 r. CO	WILL		WW.100	V.COM.	W	bit 0
bit 7	Unimplen	nented: Read	as '0'					
bit 6		Converter Int		ole bit				
WT.MC	1 = Enabl	les the A/D co les the A/D co	nverter inter	rupt				
bit 5-4	Unimplen	nented: Read	as '0'					
bit 3	SSPIE: Sy	nchronous Se	erial Port Int	errupt Enable	e bit			
		les the SSP in les the SSP ir						
bit 2	CCP1IE: 0	CCP1 Interrup	t Enable bit					
		les the CCP1 i les the CCP1						
bit 1	TMR2IE:	TMR2 to PR2	Match Interi	rupt Enable b	bit			
		les the TMR2 les the TMR2						
bit 0	TMR1IE:	TMR1 Overflow	w Interrupt E	Enable bit				
	1 = Enab	les the TMP1	overflow inte	errupt				

Legend: R = Readable bit	W = Writable bit U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set '0' = Bit is cleared	x = Bit is unknown

WWW.100Y.COM.TW

WW.100Y.COM.TW

勝特力	材料 886-3-	5753170	0 cO
	子(上海) 86-21-		101.00
	子(深圳) 86-755 //www.100y.co		001.0

WWW 100Y.COM.TW

WWW.100Y.COM.TW

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5:

PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ADDRESS 0Ch)

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADIF	T.M.	<u> </u>	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7	NVV.	Y.COm	W	MM	100Y.C	TIM	bit 0

bit 7 bit 6

bit 3

- Unimplemented: Read as '0'
- ADIF: A/D Converter Interrupt Flag bit
 - 1 = An A/D conversion completed
 - 0 = The A/D conversion is not complete
- bit 5-4 Unimplemented: Read as '0'

SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit

- 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are a transmission/ reception has taken place.
- 0 = No SSP interrupt condition has occurred

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

bit 1

- TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
 - 1 = TMR2 to PR2 match occurred (must be cleared in software)
 - 0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

- 1 = TMR1 register overflowed (must be cleared in software)
- 0 = TMR1 register did not overflow

Legend: R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
WWW.CON.CO	W WI	NW. 100Y.COM	IN NN
	DW.1	WW.Inc. COM	VW W
	账件力材	料 886-3-5753170	



2.2.2.6 **PIE2** Register

REGISTER 2-6:	PIE2: PER	IPHERAL	NTERRU	PT ENABLE	REGIST	ER 2 (ADDI	RESS 8Dh)
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
		M	<u> </u>	EEIE	1100	ONT I	_	
	bit 7							bit C
V.COM TW	WWW.	NY.COm	WT					
bit 7-5		ented: Read						
bit 4			1.21	nterrupt Enat	ole bit			
	EEIE: EEPROM Write Operation Interrupt Enable bit 1 = Enable EE write interrupt							
		EE write inte						
bit 3-0	0 = Disable		terrupt					
bit 3-0	0 = Disable	e EE write int	terrupt					
bit 3-0	0 = Disable Unimplem	e EE write int	terrupt	N N N	WWW.10	00X.CON	M.TW	
bit 3-0	0 = Disable	e EE write int ented: Read	terrupt d as '0'	/ritable bit	U = Unim	plemented	bit, read as	·0'

WWW.100Y.COM

2.2.2.7 **PIR2** Register

2.2.2.7 PIR2 Register	MTW	
The PIR2 register contains the flag bit for the EEPROM write operation interrupt.	Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to

N.COM.TW 100X SY.COM PON.CO REGISTER

V.COMME	1	4	EEIF	17	—	MNT.	00 <u>x-</u> C
bit 7	WT	WW	W.100Y.	COM.T	N	WWW.	100 Ybi
Unimplemer	nted: Rea	d as 'o'					
EEIF: EEPRO	OM Write	Operation In	nterrupt Enat	ole bit			
Contraction of the second seco	E write int	orrunt					
1 = Enable E 0 = Disable E							
	EE write in	terrupt					
0 = Disable E Unimplemer	EE write in	terrupt	N.W.W.W.	100Y.CON	N.TW M.TW	WV	WW.10
0 = Disable E Unimplemer Legend:	EE write in nted: Rea	terrupt d as 'o'	MMM.	100X.CON	LTW M.TW DMTW	N N N N N N N N N N N N N N N N N N N	NM.TO
0 = Disable E Unimplemer	EE write in nted: Read	terrupt d as 'o' W = W	Vritable bit Bit is set		plemented	l bit, read as ' x = Bit is ur	

Http://www. 100y. com. tw

WWW INNY.COM.T

enabling an interrupt.

2.2.2.8 PCON Register

Note:	Interrupt flag bits get set when an interrupt condition occurs regardless of the state of
	its corresponding enable bit or the Global
	Interrupt Enable bit, GIE (INTCON<7>).
	User software should ensure the appropri-
	ate interrupt flag bits are clear prior to
	enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brownout circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-8: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x
~	_	WW.	MY.C.Or	AT THE	- ANN	101	POR	BOR
	bit 7	WW.	N.CO	N	W	NN.	V.COm	bit 0

bit 7-2 Unimplemented: Read as '0

bit 1

POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0

BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

R = Re	adable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'
-n = Va	lue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
W.1001.CO	MIT	WW.100	CONT. T.	WWW.Inc

W.100Y.CO


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the application note *AN556, "Implementing a Table Read*" (DS00556).

2.3.2 STACK

The PIC16F818/819 family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected).

A simple program to clear RAM locations, 20h-2Fh, using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2:

HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
W.100	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
VI.WW	INCF	FSR	; inc pointer
1	BTFSS	FSR, 4	;all done?
WW.	GOTO	NEXT	;NO, clear next
CONTINU	JE		
NV VV	:		;YES, continue


An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>) as shown in Figure 2-6.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

DS39598E-page 23





WW.100Y.COM.TW

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.C

TTW 100Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The data EEPROM and Flash program memory are readable and writable during normal operation (over the full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read and write this memory:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

This section focuses on reading and writing data EEPROM and Flash program memory during normal operation. Refer to the appropriate device programming specification document for serial programming information.

When interfacing the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 128 or 256 bytes of data EEPROM, with an address range from 00h to 0FFh. Addresses from 80h to FFh are unimplemented on the PIC16F818 device and will read 00h. When writing to unimplemented locations, the charge pump will be turned off.

When interfacing the program memory block, the EEDATA and EEDATH registers form a two-byte word that holds the 14-bit data for read/write and the EEADR and EEADRH registers form a two-byte word that holds the 13-bit address of the EEPROM location being accessed. These devices have 1K or 2K words of program Flash, with an address range from 0000h to 03FFh for the PIC16F818 and 0000h to 07FFh for the PIC16F819. Addresses above the range of the respective device will wraparound to the beginning of program memory.

The EEPROM data memory allows single byte read and write. The Flash program memory allows singleword reads and four-word block writes. Program memory writes must first start with a 32-word block erase, then write in 4-word blocks. A byte write in data EEPROM memory automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the data EEPROM memory. Depending on the settings of the write-protect bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed. When code-protected, the device programmer can no longer access data or program memory; this does NOT inhibit internal reads or writes.

3.1 EEADR and EEADRH

The EEADRH:EEADR register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program EEPROM. When selecting a data address value, only the LSB of the address is written to the EEADR register. When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADR register.

If the device contains less memory than the full address reach of the address register pair, the Most Significant bits of the registers are not implemented. For example, if the device has 128 bytes of data EEPROM, the Most Significant bit of EEADR is not implemented on access to data EEPROM.

3.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

Control bit, EEPGD, determines if the access will be a program or data memory access. When clear, as it is when Reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits, RD and WR, initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write or erase operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write (or erase) operation is interrupted by a MCLR or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	- TM.	_	FREE	WRERR	WREN	WR	RD
	bit 7	COM	TW	W W	W.100Y.	COM.TV	N	bit 0
oit 7	EEPGD: Pro	gram/Data	EEPROM	Select bit				
	1 = Accesse	s program	memory					
	0 = Accesse Reads '0' af			not be chan	ged while a v	vrite operati	on is in prog	gress.
it 6-5	Unimpleme	nted: Read	d as '0'					
it 4	FREE: EEPI	ROM Force	ed Row Era	se bit				
	1 = Erase the 0 = Perform		memory rov	v addressed	by EEADRH	:EEADR on	the next WI	R command
it 3	WRERR: EE	PROM Er	or Flag bit					
	1 = A write operation	· · · · · · · · · · · · · · · · · · ·	s premature	ely terminate	ed (any MCLF	R or any WE	OT Reset du	ring norma
	0 = The writ	e operation	n complete	d I I I				
oit 2	WREN: EEF	ROM Write	e Enable bi	t M.TW				
	1 = Allows w 0 = Inhibits w		EEPROM					
it 1	WR: Write C	ontrol bit						
	can only	/ be set (no	ot cleared) i	n software.	y hardware o	once write is	s complete.	The WR bit
	0 = Write cy	cle to the l	EEPROM is	s complete				
it O	RD: Read C							
	cleared) in softwar	e.		d in hardware	e. The RD b	oit can only	be set (no
	0 = Does no	ot initiate a	n EEPROM	read				

WW.100Y.COM.TW

Y.COM.TW

Le	g	eı	۱d	Ŀ	

Legena.				
R = Readable bit	W = Writable bit	S = Set only	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
NON.COM	N N V	N. COM	W WWWWWWWW	
LON 勝	特力材料8	86-3-5753170	TW WWW.LOOY.CO	
1.100 L. CON ·胜	特力电子(上海) 8	6-21-34970699	.1 WWW.Iboox.CC	
1007. 胜	特力电子(深圳) 8	6-755-83298787	1.1 W. 100 L.	

WWW.100

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM.T

W.100X.COM.TW

WWW.100Y.CC

COM.TW

WWW 100Y.COM.TW

WW.100Y.COM.TW

3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the very next cycle in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

	. = 3-1.	DA	.,	
BANKSEL	EEADR	N	;	Select Bank of EEADR
MOVF	ADDR, W		;	
MOVWF	EEADR		;	Data Memory Address
1.100			;	to read
BANKSEL	EECON1		;	Select Bank of EECON1
BCF	EECON1,	EEPGD	;	Point to Data memory
BSF	EECON1,	RD	;	EE Read
BANKSEL	EEDATA		;	Select Bank of EEDATA
MOVF	EEDATA,	W	;	W = EEDATA

EXAMPLE 3-1: DATA EEPROM READ

3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then, the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - Set the WR bit
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- 10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set (EEIF must be cleared by firmware). If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to be clear, to indicate the end of the program cycle.

EXAMPLE 3-2: DATA EEPROM WRITE

		BANKSEL	EECON1		^	Select Bank of EECON1
		BTFSC	EECON1,	WR	41	Wait for write
		GOTO	\$-1		;	to complete
4		BANKSEL	EEADR		;	Select Bank of
					;	EEADR
		MOVF	ADDR, W		;	
1		MOVWF	EEADR		;	Data Memory
					;	Address to write
		MOVF	VALUE, W	V	;	
-		MOVWF	EEDATA		;	Data Memory Value
					;	to write
		BANKSEL	EECON1		;	Select Bank of
					;	EECON1
ł		BCF	EECON1,	EEPGD	;	Point to DATA
						memory
5		BSF	EECON1,	WREN	;	Enable writes
		BCF	INTCON,	GIE	;	Disable INTs.
		MOVLW			;	
	e g	MOVWF MOVLW MOVWF	EECON2		;	Write 55h
	uire	MOVLW	AAh		;	
	Seq	MOVWF	EECON2		;	Write AAh
	<u>т</u> 0	BSF	EECON1,	WR	;	Set WR bit to
					;	begin write
		BSF	INTCON,	GIE	;	Enable INTs.
		BCF	EECON1,	WREN	;	Disable writes

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

DS39598E-page 27

3.5 Reading Flash Program Memory

To read a program memory location, the user must write two bytes of the address to the EEADR and EEADRH registers, set the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle in the EEDATA and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDATA and EEDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 3-3: FLASH PROGRAM READ

BANKSEL	EEADRH	;	Select Bank of EEADRH
MOVF	ADDRH, W	;	
MOVWF	EEADRH	;	MS Byte of Program
		;	Address to read
MOVF	ADDRL, W	i	
MOVWF	EEADR	;	LS Byte of Program
		i	Address to read
BANKSEL	EECON1	;	Select Bank of EECON1
BSF	EECON1,	EEPGD;	Point to PROGRAM
		· · · ·	memory
BSF	EECON1,	RD ;	EE Read
		cor;	
NOP		i	Any instructions
		1 CO;	here are ignored as
NOP		i	program memory is
		<7 C ;	read in second cycle
		i	after BSF EECON1,RD
BANKSEL	EEDATA	· · · ·	Select Bank of EEDATA
MOVF	EEDATA,	w;	DATAL = EEDATA
MOVWF	DATAL	;	
MOVF	EEDATH,	w;	DATAH = EEDATH
MOVWF	DATAH	1007	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

00Y.COM

MAN 100Y.COM.TW

3.6 Erasing Flash Program Memory

The minimum erase block is 32 words. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 32 words of program memory is erased. The Most Significant 11 bits of the EEADRH:EEADR point to the block being erased. EEADR< 4:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place. This is not Sleep mode, as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

3.6.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load EEADRH:EEADR with address of row being erased.
- Set EEPGD bit to point to program memory; set WREN bit to enable writes and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

	BANKSEL	EEADRH		;	Select Bank of EEADRH
N .	MOVF	ADDRH,	W	;	
-*1	MOVWF	EEADRH		;	MS Byte of Program Address to Erase
NY I	MOVF	ADDRL,	W	;	
- T	MOVWF	EEADR		;	LS Byte of Program Address to Erase
ERASE_ROW					
N/m	BANKSEL	EECON1		;	Select Bank of EECON1
1.1.	BSF	EECON1,	EEPGD	;	Point to PROGRAM memory
Wn	BSF	EECON1,	WREN	;	Enable Write to memory
M.	BSF	EECON1,	FREE	;	Enable Row Erase operation
;					
DN.	BCF	INTCON,	GIE	;	Disable interrupts (if using)
WIT	MOVLW	55h		;	
COMP	MOVWF	EECON2		;	Write 55h
M.T.Y	MOVLW	AAh		;	
COM	MOVWF	EECON2		÷.	Write AAh
-M.	BSF	EECON1,	WR	;	Start Erase (CPU stall)
N.CO.	NOP			;	Any instructions here are ignored as processor
COM.				;	halts to begin Erase sequence
NY.CO	NOP			;	processor will stop here and wait for Erase complet
				;	after Erase processor continues with 3rd instruction
10Y.C	BCF	EECON1,	FREE	;	Disable Row Erase operation
	BCF	EECON1,	WREN	;	Disable writes
4 00 2.	BSF	INTCON,	GIE	;	Enable interrupts (if using)

WWW.100Y.COM.TW

 \overline{WWW}

W.100Y.COM.TW

TTW 100Y.COM.TW

WWW.100Y.C

COM.TW

WWW.100Y.CC

特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WW.100Y.COM.TW

© 2004 Microchip Technology Inc.

3.7 Writing to Flash Program Memory

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT1:WRT0 of the device Configuration Word (Register 12-1). Flash program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = 00. At the same time, all block writes to program memory are done as write-only operations. The program memory must first be erased. The write operation is edge-aligned and cannot occur across boundaries.

To write to the program memory, the data must first be loaded into the buffer registers. There are four 14-bit buffer registers and they are addressed by the low 2 bits of EEADR.

The following sequence of events illustrate how to perform a write to program memory:

- Set the EEPGD and WREN bits in the EECON1 register
- Clear the FREE bit in EECON1
- Write address to EEADRH:EEADR
- Write data to EEDATH:EEDATA
- Write 55 to EECON2
- Write AA to EECON2
- Set WR bit in EECON 1

The user must follow the same specific sequence to initiate the write for each word in the program block by writing each program word in sequence (00, 01, 10, 11).

There are 4 buffer register words and all four locations **MUST** be written to with correct data.

After the "BSF EECON1, WR" instruction, if EEADR \neq xxxxx11, then a short write will occur. This short write-only transfers the data to the buffer register. The WR bit will be cleared in hardware after one cycle.

After the "BSF EECON1, WR" instruction. if EEADR = xxxxx11, then a long write will occur. This simultaneously transfer the will data from EEDATH:EEDATA to the buffer registers and begin the write of all four words. The processor will execute the next instruction and then ignore the subsequent instruction. The user should place NOP instructions into the second words. The processor will then halt internal operations for typically 2 msec in which the write takes place. This is not a Sleep mode, as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the 3rd instruction after the EECON1 write instruction.

After each long write, the 4 buffer registers will be reset to 3FFF.




FIGURE 3-1: BLOCK WRITES TO FLASH PROGRAM MEMORY

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw An example of the complete four-word write sequence is shown in Example 3-5. The initial address is loaded into the EEADRH:EEADR register pair; the four words of data are loaded using indirect addressing, assuming that a row erase sequence has already been performed.

EXAMPLE 3-5: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following:

- ; 1. The 32 words in the erase block have already been erased.
- ; 2. A valid starting address (the least significant bits = '00') is loaded into EEADRH:EEADR
- ; 3. This example is starting at 0x100, this is an application dependent setting.
- ; 4. The 8 bytes (4 words) of data are loaded, starting at an address in RAM called ARRAY.
- ; 5. This is an example only, location of data to program is application dependent.

; 6. word block is located in data memory.

CON				CON		N.10 COM.
Y.UU	BANKSEL	EECON1		;prepare for	r WRITE procedure	N 1001. M.IW
-1 CO	BSF	EECON1,	EEPGD		rogram memory	W. COM TW
N .	BSF	EECON1,		;allow writ		TW 100 P COM. I
N.C.	BCF	EECON1,		;perform wr	ite only	WT 100Y.CONTR
00						WW.ICC COM.
. MAY.	BANKSEL	word_bl	ock			1001.° M.TV
Joor	MOVLW	. 4				NWW.L.COM TW
1100%	MOVWF	word_bl	ock	;prepare for	r 4 words to be wr	itten
V. J.				VIII ON C	WT	WWW 100Y.CONTW
$\propto 100^{\circ}$	BANKSEL			;Start writ	ing at 0x100	CONTRACTION CONTRACTOR
100	MOVLW	0x01		1 1	T	WT 1001.0 M.TT
W^{10}	MOVWF MOVLW	EEADRH 0x00		;load HIGH .	address	WWW. SOV. COMPANY
10	MOVLW	EEADR		;load LOW a	ddrogg	W.100 COM. I
WW.	BANKSEL			; IOAU LOW A	uuress	WWW 100Y.CO ITW
TAN.	MOVLW	ARRAY		·initialize	FSR to start of d	ata COM-
	MOVWF	FSR		, 1111010111120	The constant of a	ALL INCOMENT
LOOP		ON .				WWW. SOV.COM
	BANKSEL	EEDATA				W.100 M.1
WIT	MOVF	INDF, W	W.	;indirectly	load EEDATA	WWW LOOX.CO. TW
	MOVWF	EEDATA				N.IO COM.
WW	INCF	FSR, F		;increment	data pointer	勝特力材料 886-3-5753170
	MOVF	INDF, W	1.1	; indirectly	load EEDATH	
	MOVWF	EEDATH				胜特力电子(上海) 86-21-34970699
-	INCF	FSR, F		;increment	data pointer	胜特力电子(深圳) 86-755-83298787
						Http://www.100y.com.tw
	BANKSEL	EECON1				Http://www.100y.com.tw
	MOVLW	0x55		;required s	equence	
T 0	MOVWF	EECON2				N.17 W. 100 L. ONLI
Required Sequence	MOVLW MOVWF	0xAA EECON2				WWWWWWWW
nbə	BSF	EECON2	WD	.cet WP bit	to begin write	ONL. COM.
ж	NOP	DECONT,	MAX .		ns here are ignore	d as processor
	NOP			, 1115 01 400 10.	no nere ure ignore	
						ON.1
	BANKSEL	EEADR				COL WWWWWWWWWW
	INCF	EEADR,	f	;load next	word address	COM-1
	BANKSEL	word_bl	ock			Y.C. TH WI 101.C
	DECFSZ	word_bl	ock, f	;have 4 wor	ds been written?	V COMPANY AND
	GOTO	loop		;NO, contin	ue with writing	01 OM. I. M. 100 F.
						NOV. TW WW TOON
	BANKSEL				1.17	COM. L. COM.
	BCF	EECON1,			ds complete, disab	le writes
	BSF	INTCON,	GIE	;enable int	errupts	N CONT.

VW.100X.CC

WWW

WWW INNY.COM.TW

WWW.100Y.C

3.8 **Protection Against Spurious Write**

There are conditions when the device should not write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an **EEPROM** write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

3.9 **Operation During Code-Protect**

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits, WRT1:WRT0, of the Configuration Word (see Section 12.1 "Configuration Bits" for additional information). External access to the memory is also disabled.

WWW.100Y.COM TABLE 3-1: **REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND FLASH PROGRAM MEMORIES**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
10Ch	EEDATA	EEPRON	//Flash D	ata Regist	er Low By	yte	W.T.Y		ALT -	xxxx xxxx	uuuu uuuu
10Dh	EEADR	EEPRON	//Flash A	ddress Re	gister Lov	w Byte	WTIE		A.v.	xxxx xxxx	uuuu uuuu
10Eh	EEDATH	0/7.		EEPROM	/Flash Da	ata Registe	r High Byte	V	WW.	xx xxxx	uu uuuu
10Fh	EEADRH	COPIC	<u> </u>		WW	100 <u>×</u>	EEPROM/ Register H		ess	xxx	uuu
18Ch	EECON1	EEPGD		_	FREE	WRERR	WREN	WR	RD	xx x000	xx q000
18Dh	EECON2	EEPRON	A Control	Register 2	(not a ph	nysical regis	ster)				
0Dh	PIR2	Y. <u> </u>	YE.	_	EEIF			1.1.1		0	0
8Dh	PIE2			- N	EEIE	<u> </u>	\sqrt{C}	T		0	0

WW 100Y.COM.TW

WWW.100Y.C

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4.0 OSCILLATOR CONFIGURATIONS

4.1 Oscillator Types

The PIC16F818/819 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2:FOSC0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- LP Low-Power Crystal 1. 2. XT Crystal/Resonator HS 3. High-Speed Crystal/Resonator RC External Resistor/Capacitor with 4. Fosc/4 output on RA6 RCIO External Resistor/Capacitor with 5. I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F818/819 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.






TABLE 4-1:

CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capacitor Values Tested:			
WW.Ind	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
1.1	200 kHz	15 pF	15 pF		
ХТ	200 kHz	56 pF	56 pF		
WWW	1 MHz	15 pF	15 pF		
WWW	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 4-2:

CERAMIC RESONATOR **OPERATION (HS OR XT OSC CONFIGURATION)**



- 2: A series resistor (Rs) may be required.
- 3: RF varies with the resonator chosen (typically between 2 M Ω to 10 M Ω).

TABLE 4-2: **CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)**

Typical Capacitor Values Used:							
Mode	Freq	OSC1 🚿	OSC2				
ХТ	455 kHz	🔨 56 pF	56 pF				
	2.0 MHz	47 pF	47 pF				
	4.0 MHz	33 pF	33 pF				
HS	8.0 MHz	27 pF	27 pF				
	16.0 MHz	22 pF	22 pF				

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .

WWW 100Y.COM.TW

WWW.100Y.C


4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.



EXTERNAL CLOCK INPUT **OPERATION** (ECIO CONFIGURATION)




特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw W.100Y.COM.T


4.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-4 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.



The RCIO Oscillator mode (Figure 4-5) functions like the RC mode except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).



4.5 Internal Oscillator Block

The PIC16F818/819 devices include an internal oscillator block which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the system clock. It also drives the INTOSC postscaler which can provide a range of clock frequencies from 125 kHz to 4 MHz.

The other clock source is the internal RC oscillator (INTRC) which provides a 31.25 kHz (32 μ s nominal period) output. The INTRC oscillator is enabled by selecting the INTRC as the system clock source or when any of the following are enabled:

- Power-up Timer
- Watchdog Timer

These features are discussed in greater detail in Section 12.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 4-2).

Note:	Throughout this data sheet, when referring specifically to a generic clock source, the
- N	term "INTRC" may also be used to refer to
A.T.Y	the clock modes using the internal
Wn	oscillator block. This is regardless of
M.L	whether the actual frequency used is
VT 1	INTOSC (8 MHz), the INTOSC postscaler
ON.	or INTRC (31.25 kHz).

4.5.1 INTRC MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4 while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

4.5.2 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the application. This is done by writing to the OSCTUNE register (Register 4-1). The tuning sensitivity is constant throughout the tuning range. The OSCTUNE register has a tuning range of ±12.5%.

WWW.100Y.COM

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \mu s = 256 \mu s$); the INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the 31.25 kHz INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

REGISTER 4-1:	OSCTUNE: OSCILL	ATOR TUN				nge in freque	snoy.
WW.100 COM.I W	U-0 U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	- W.100	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
	bit 7	N.COM		WW	N.100 F.	COM.	bit 0
bit 7-6	Unimplemented: Rea	id as 'o'					
bit 5-0	TUN<5:0>: Frequency						
	011111 = Maximum f	requency					
	011110 =						
	000001 =						
				•	t the collibre	ted frequen	
	000000 = Center frea	uency. Oscili	ator module	is running a	t the calibra		JV.
	000000 = Center freq 111111 =	uency. Oscilia	ator module	is running a	t the calibra	lieu nequeix	ON.
		uency. Oscili	ator module	is running a		lied nequen	
		uency. Oscili		is running a			CONT
				is running a	t the calibra		COM.T

		bit, read as '0'
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n = Value at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknow

特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.T

WWW 100Y.COM.TW

WWW.100Y.C

NW.100Y.COM.TW

4.5.3 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 4-2) controls several aspects of the system clock's operation.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source (31.25 kHz), the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). Changing the configuration of these bits has an immediate change on the multiplexor's frequency output.

4.5.4 MODIFYING THE IRCF BITS

The IRCF bits can be modified at any time regardless of which clock source is currently being used as the system clock. The internal oscillator allows users to change the frequency during run time. This is achieved by modifying the IRCF bits in the OSCCON register. The sequence of events that occur after the IRCF bits are modified is dependent upon the initial value of the IRCF bits before they are modified. If the INTRC (31.25 kHz, IRCF<2:0> = 000) is running and the IRCF bits are modified to any other value than '000', a 4 ms (approx.) clock switch delay is turned on. Code execution continues at a higher than expected frequency while the new frequency stabilizes. Time sensitive code should wait for the IOFS bit in the OSCCON register to become set before continuing. This bit can be monitored to ensure that the frequency is stable before using the system clock in time critical applications.

If the IRCF bits are modified while the internal oscillator is running at any other frequency than INTRC (31.25 kHz, IRCF<2:0> \neq 000), there is no need for a 4 ms (approx.) clock switch delay. The new INTOSC frequency will be stable immediately after the **eight** falling edges. The IOFS bit will remain set after clock switching occurs.

Note: Caution must be taken when modifying the IRCF bits using BCF or BSF instructions. It is possible to modify the IRCF bits to a frequency that may be out of the VDD specification range; for example, VDD = 2.0V and IRCF = 111 (8 MHz).


4.5.5 CLOCK TRANSITION SEQUENCE WHEN THE IRCF BITS ARE MODIFIED

Following are three different sequences for switching the internal RC oscillator frequency.

- Clock before switch: 31.25 kHz (IRCF<2:0> = 000)
 - 1. IRCF bits are modified to an INTOSC/INTOSC postscaler frequency.
 - The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - The IOFS bit is clear to indicate that the clock is unstable and a 4 ms (approx.) delay is started. Time dependent code should wait for IOFS to become set.
 - 5. Switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
- 1. IRCF bits are modified to INTRC (IRCF<2:0> = 000).
- 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
- 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
- 4. Oscillator switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> \neq 000)
- 1. IRCF bits are modified to a different INTOSC/ INTOSC postscaler frequency.
- 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
- The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
- 4. The IOFS bit is set.
- 5. Oscillator switchover is complete.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





	U-0	R/W-0	R/W-0	R/W-0	U-0	R-0	U-0	U-0		
	WTN	IRCF2	IRCF1	IRCF0	TAT	IOFS	N 100X.	T.IT		
	bit 7							bit 0		
bit 7	Unimplemented: Read as '0'									
bit 6-4	IRCF2:IRCF0: Internal Oscillator Frequency Select bits									
	111 = 8 MHz (8 MHz source drives clock directly)									
		110 = 4 MHz 101 = 2 MHz 勝 持 力 材 料 886-3-5753170								
	101 = 2 M 100 = 1 M					勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699				
	011 = 500									
	010 = 250				1.00			55-83298787		
	001 = 125			WW.L	V.C.	Http://w	www. 100y.	com. tw		
	000 = 31.2			rives clock dir	ectly)	N-		NN.		
WW		Unimplemented: Read as '0'								
bit 3				IOFS: INTOSC Frequency Stable bit						
bit 3 bit 2	IOFS: INT	OSC Freque	ncy Stable b	pit WW.						
	IOFS: INT 1 = Frequ		ncy Stable b e	pit WWW.						
	IOFS: INT 1 = Frequ 0 = Frequ	OSC Freque ency is stabl	ncy Stable b e table	sit WWW.						

'1' = Bit is set

WWW.100Y.CC

TTAN INNY.COM.TW

0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

WWW.100Y.COM

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the "PICmicro[®] Mid-Range MCU Family Reference Manual" (DS33023).

5.1 PORTA and the TRISA Register

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On a Power-on Reset, the pins
	PORTA<4:0> are configured as analog
	inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input and with an analog input to become the RA4/AN4/ T0CKI pin. The RA4/AN4/T0CKI pin is a Schmitt Trigger input and full CMOS output driver.

Pin RA5 is multiplexed with the Master Clear module input. The RA5/MCLR/VPP pin is a Schmitt Trigger input.

Pin RA6 is multiplexed with the oscillator module input and external oscillator output. Pin RA7 is multiplexed with the oscillator module input and external oscillator input. Pin RA6/OSC2/CLKO and pin RA7/OSC1/CLKI are Schmitt Trigger inputs and full CMOS output drivers.

Pins RA<1:0> are multiplexed with analog inputs. Pins RA<3:2> are multiplexed with analog inputs and VREF inputs. Pins RA<3:0> have TTL inputs and full CMOS output drivers.

EXAMPLE 5	5-1: 104	INITIALIZING	PORTA
	/- 1.		

BANKSEL	PORTA ;	select bank of PORTA
CLRF	PORTA ;	Initialize PORTA by
	1.1	clearing output
	;	data latches
BANKSEL	ADCON1 ;	Select Bank of ADCON1
MOVLW	0x06 ;	Configure all pins
MOVWF	ADCON1 ;	as digital inputs
MOVLW	0xFF ;	Value used to
WT	; ```	initialize data
	i	direction
MOVWF	TRISA ;	Set RA<7:0> as inputs

TABLE 5-1:PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit 2	TTL	Input/output, analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.
RA4/AN4/T0CKI	bit 4	ST	Input/output, analog input or external clock input for Timer0.
RA5/MCLR/VPP	bit 5	ST	Input, Master Clear (Reset) or programming voltage input.
RA6/OSC2/CLKO	bit 6	ST	Input/output, connects to crystal or resonator, oscillator output or 1/4 the frequency of OSC1 and denotes the instruction cycle in RC mode.
RA7/OSC1/CLKI	bit 7	ST/CMOS ⁽¹⁾	Input/output, connects to crystal or resonator or oscillator input.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽¹⁾	PORTA	Data Dire	ection Re	gister		1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2	N.Co.	17	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.



© 2004 Microchip Technology Inc.







FIGURE 5-2:

BLOCK DIAGRAM OF RA3/AN3/VREF+ PIN







FIGURE 5-4:


WWW 100Y.COM.TW

WWW.100Y.C


BLOCK DIAGRAM OF RA4/AN4/T0CKI PIN












WWW 100Y.COM.TW



WW.100Y.COM.TW

胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100

TATW 100Y.COM.TW

WWW.100Y.C

WW.100Y.COM.TW

5.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

PORTB is multiplexed with several peripheral functions (see Table 5-3). PORTB pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW.100Y.COM.TW

VW 100Y.COM.TW

Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SDI/SDA	bit 1	TTL/ST ⁽⁵⁾	Input/output pin, SPI™ data input pin or I ² C™ data I/O pin. Internal software programmable weak pull-up.
RB2/SDO/CCP1	bit 2	TTL/ST ⁽⁴⁾	Input/output pin, SPI data output pin or Capture input/Compare output/PWM output pin. Internal software programmable weak pull-up.
RB3/CCP1/PGM ⁽³⁾	bit 3	TTL/ST ⁽²⁾	Input/output pin, Capture input/Compare output/PWM output pin or programming in LVP mode. Internal software programmable weak pull-up.
RB4/SCK/SCL	bit 4	TTL/ST ⁽⁵⁾	Input/output pin or SPI and I ² C clock pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/SS	bit 5	TTL	Input/output pin or SPI slave select pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/T1OSO/T1CKI/ PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator output pin, Timer1 clock input pin or serial programming clock (with interrupt-on-change). Internal software programmable weak pull-up.
RB7/T1OSI/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator input pin or serial programming data (with interrupt-on-change). Internal software programmable weak pull-up.

TABLE 5-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- This buffer is a Schmitt Trigger input when used in Serial Programming mode. 2:
- 3: Low-Voltage ICSP™ Programming (LVP) is enabled by default which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 18-pin mid-range devices.
- 4: This buffer is a Schmitt Trigger input when configured for CCP or SSP mode.
- This buffer is a Schmitt Trigger input when configured for SPI or I²C mode. 5:

TABLE 5-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
------------	--


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	սսսս սսսս
86h, 186h	TRISB	PORTB	PORTB Data Direction Register								1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

WWW.100Y.COM.T WWW.100Y.COM. 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW INNY.COM.TW

WWW.100Y.C





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW 100Y.COM.TW


WWW.10

WWW.100Y.CC

WWW

WW.100Y.COM.TW

FIGURE 5-9: **BLOCK DIAGRAM OF RB1 PIN**




特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW 100Y.COM.TW

WWW.100Y.C





特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.C

WWW 100Y.COM.TW

WWW.100Y.COM.TV


WWW.100Y

WWW.10

WWW

WWW.100

FIGURE 5-11: BLOCK DIAGRAM OF RB3 PIN



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	
COM.TW WWW.100 X.COM.TW WWW.100X	

TATW 100Y.COM.TW

WWW.100Y.C


WWW.100Y

WWW.100Y.COM

WWW.100Y.COM

WW.100Y.COM.T





力材料 886-3-5753170 勝 特 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM


WWW.100Y.C

WWW 100X.COM.TW

WWW.100Y.C

WW.100Y.COM

BLOCK DIAGRAM OF RB5 PIN FIGURE 5-13:



Note 1: I/O pins have diode protection to VDD and Vss. 2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit.

WWW 100Y.COM.TW

WWW.100Y.C

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


WWW.

WW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW 100X.COM.TW

WW.100Y.COM.TW





特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM

TATW 100Y.COM.TW

WWW.100Y.C

© 2004 Microchip Technology Inc.

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt-on-overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the *"PICmicro[®] Mid-Range MCU Family Reference Manual"* (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION_REG register (see Register 2-2). Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit TOCS (OPTION_REG<5>). In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/AN4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, TOSE (OPTION_REG<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.3 "Using Timer0 with an External Clock".

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4** "**Prescaler**" details the operation of the prescaler.

6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit, TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit, TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



© 2004 Microchip Technology Inc.

6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	WW	PS2	PS1	PS0
	bit 7								bit 0
oit 7	RBPU: PC	RTB Pull-up	Enable bit						
		B pull-ups ar B pull-ups ar		by individual p	oort latch	value	s		
oit 6	INTEDG:	nterrupt Edge	e Select bit						
	1 = Interru	upt on rising e	edge of RB	0/INT pin	· · ·				001.5
		upt on falling			NT.	勝牛	寺力 材	料 886-	3-5753170
oit 5		R0 Clock Sou			WT.	胜特	力电子(上海) 86-2	1-34970699
N.100 7		tion on T0CK		100 00	Nr.				55-8329878
		al instruction of		(CLKO)	T.M.				
oit 4		R0 Source Ed	-		011		ittp://w	ww. 100y	. com. tw
			0	ition on T0Ck			-	MW.	N.COm
				ition on TOCK					
oit 3		caler Assignr		1003	U				
		aler is assigne		DT					
				mer0 module					
oit 2-0		Prescaler Ra							
JIL 2-0	Bit Value	TMR0 Rate							
	000	1:2	1:1	I.WW.T					
	001	1:4	1:2						
	010	1:8	1:4						
		1:16	1:8						
	011								
	100	1:32	1:16						
		1 : 32 1 : 64	1:32						
	100	1 : 32 1 : 64 1 : 128	1 : 32 1 : 64						
	100 101	1 : 32 1 : 64	1:32						
	100 101 110 111	1 : 32 1 : 64 1 : 128	1 : 32 1 : 64	MM	W.1007	N.CC	OM.1 OM.T	N	WWW.L
	100 101 110 111 Legend:	1 : 32 1 : 64 1 : 128 1 : 256	1 : 32 1 : 64 1 : 128	A.M. M.M. M.M.	WN.1007	1.0 p <u>x</u> .0 p <u>x</u> .0 p <u>x</u> .0	OM.1 OM.T COM.T	N N N	NWW.
	100 101 110 111 Legend: R = Reada	1 : 32 1 : 64 1 : 128 1 : 256	1 : 32 1 : 64 1 : 128	/ritable bit	U = Ur	nimpler	mented b	it, read as	·0'
	100 101 110 111 Legend:	1 : 32 1 : 64 1 : 128 1 : 256	1 : 32 1 : 64 1 : 128 W = V	/ritable bit it is set	U = Ur '0' = B			it, read as x = Bit is u	
	100 101 110 111 Legend: R = Reada -n = Value	1 : 32 1 : 64 1 : 128 1 : 256 able bit at POR	1 : 32 1 : 64 1 : 128 W = W '1' = B	lit is set	'0' = B	it is cle	ared	x = Bit is u	Inknown
	100 101 110 111 Legend: R = Reada	1 : 32 1 : 64 1 : 128 1 : 256 able bit at POR To avoid an	1 : 32 1 : 64 1 : 128 W = W '1' = B	it is set ed device Re	'0' = B eset, the	it is cle instru	eared	x = Bit is u quence sh	nknown own in the
	100 101 110 111 Legend: R = Reada -n = Value	1 : 32 1 : 64 1 : 128 1 : 256 able bit at POR To avoid an <i>"PICmicro</i> [®]	1 : 32 1 : 64 1 : 128 W = W '1' = B unintende <i>Mid-Range</i>	lit is set	ʻ0' = B eset, the ily Refe	it is cle instru rence	eared ction see <i>Manual</i> "	x = Bit is u quence sh (DS33023	own in the) must be

NW 100Y.COM.TW

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM TIMER0 TO WDT

	BANKSEL	OPTION_REG	; Select Bank of OPTION_REG
N	MOVLW	b'xx0x0xxx'	; Select clock source and prescale value of
	MOVWF	OPTION_REG	; other than 1:1
N	BANKSEL	TMR0	; Select Bank of TMR0
-	CLRF	TMR0	; Clear TMR0 and prescaler
T	BANKSEL	OPTION_REG	; Select Bank of OPTION_REG
	MOVLW	b'xxxx1xxx'	; Select WDT, do not change prescale value
1.1	MOVWF	OPTION_REG	
· .	CLRWDT		; Clears WDT and prescaler
1.	MOVLW	b'xxxx1xxx'	; Select new prescale value and WDT
	MOVWF	OPTION_REG	
- 10			

EXAMPLE 6-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

	; Clear WDT and pres TION_REG ; Select Bank of OPT xxxx0xxx' ; Select TMR0, new p TION_REG ; value and clock so	ION_REG rescale
W.100Y.COM	LTW WWW.100Y.CO	TH TIMER0

WWW.1007.COm TABLE 6-1: **REGISTERS ASSOCIATED WITH TIMER0**

TABLE 6-	-1: REGIS	STERS A	SSOCIA	TED WI	гн тім	ER0	W	MM.	100 ^Y	COM.T	ZAN N
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 M	odule Regi	ster		T.L		N.	-	XXXX XXXX	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0. WWW.100Y.COM.TW WWW.100Y.C

WWW 100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.II

WW.100Y.COM.TW

7.0 **TIMER1 MODULE**

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE1<0>).

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

7.1 **Timer1 Operation**

Timer1 can operate in one of three modes:

- as a timer
- as a synchronous counter
- as an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see Section 9.1 "Capture Mode"). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB6/T1OSO/T1CKI/PGC and RB7/T1OSI/ PGD pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023).

REGISTE

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
-177	A N	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7	WV	W.100Y	COM.TY	N ·	WWW.	100X.CO	bit 0	
Unimplen	nented: Re	ead as '0'			and the			
T1CKPS1	:T1CKPS	0: Timer1 Inp	ut Clock Pres	cale Select t	oits 勝兆		+ 886-3-575317	
	Prescale va				胜特			
	Prescale va				胜特	力电子(深圳) 86-755-83298	
	Prescale va Prescale va				Н	[ttp://www	w. 100y. com. tw	
			able Control bi	胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-8329878 Http://www.100y.com.tw				
	ator is enal			WTN				
			llator inverter	is turned off	to eliminate	power drair	Day.COm	
			Input Synchro			NWN.	COM.	
TMR1CS			1001	T.Mon				
1 = Do no	t synchron	ize external c ernal clock inj						
TMR1CS This bit is		imer1 uses th	ne internal clo	ck when TM	R1CS = 0.			
TMR1CS:	Timer1 Cl	lock Source S	select bit					
	nal clock fr nal clock (F		T1OSO/T1CK	(I/PGC (on th	ne rising edg	ge)		
TMR10N	: Timer1 O	n bit						
	los Timor1							
1 = Enab 0 = Stops								

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.


When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode


Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set, or on pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.







勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

7.5 **Timer1 Operation in Asynchronous Counter Mode**

If control bit, T1SYNC (T1CON<2>), is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow that will wake-up the processor. However, special precautions in software are needed to read/write the timer.

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

7.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example codes provided in Example 7-1 and Example 7-2 demonstrate how to write to and read Timer1 while it is running in Asynchronous mode.

				example codes Example 7-2 dem		
				Timer1 while it is r	unning in Asyn	chronous mo
EXAMPL	E 7-1: WR	ITING A 16-BIT	FREE RUNNING	G TIMER		
; All	interrupts are	disabled	ON.		W.100 - 1	-ONL.
CLRF	TMR1L	; Clear Low by	yte, Ensures no	rollover into T	MR1H	
MOVLW	HI BYTE	; Value to loa	ad into TMR1H			
MOVWF	TMR1H, F	; Write High 1	oyte			
MOVLW	LO BYTE	; Value to loa	ad into TMR1L			
MOVWF	TMR1H, F	; Write Low by	yte			
; Re-e	nable the Inte	rrupt (if requi	red)			
CONTIN	JE	; Continue wit	ch your code			

EXAMPLE 7-2: READING A 16-BIT FREE RUNNING TIMER

; All in	terrupts are	disabled
MOVF	TMR1H, W	; Read high byte
MOVWF	ТМРН	
MOVF	TMR1L, W	; Read low byte
MOVWF	TMPL	
MOVF	TMR1H, W	; Read high byte
SUBWF	TMPH, W	; Sub 1st read with 2nd read
BTFSC	STATUS, Z	; Is result = 0
GOTO	CONTINUE	; Good 16-bit read
; TMR1L	may have rol:	led over between the read of the high and low bytes.
; Readin	g the high an	nd low bytes now will read a good value.
MOVF	TMR1H, W	; Read high byte
MOVWF	TMPH	
MOVF	TMR1L, W	; Read low byte
MOVWF	TMPL	; Re-enable the Interrupt (if required)
CONTINUE		; Continue with your code

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.C

WW.100Y.COM.TW

WWW.100Y.COI

WWW.100Y.COM.T

7.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.


The user must provide a software time delay to ensure proper oscillator start-up.

Note: The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.

> When using the Timer1 oscillator, In-Circuit Serial Programming[™] (ICSP[™]) may not function correctly (high-voltage or lowvoltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

> If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF
	52 KI 12	55 pi	55 pi


- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Capacitor values are for design guidance only.

7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.



7.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6 "Timer1 Oscillator**"), gives users the option to include RTC functionality in their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

WW.100Y.COM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw

RTCinit	BANKSEL	TMR1H	
	MOVLW	0x80	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	
	MOVLW	.12	
	MOVWF	hours	
	BANKSEL	PIE1	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr	BANKSEL	TMR1H	
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVF	secs, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	seconds	; Clear seconds
	INCF	mins, f	; Increment minutes
	MOVF	mins, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	mins	; Clear minutes
	INCF	hours, f	; Increment hours
	MOVF	hours, w	
	SUBLW	.24	
	BTFSS	STATUS, Z	; 24 hours elapsed?
	RETURN		; No, done
	CLRF	hours	; Clear hours
	RETURN		; Done

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

WWW.100Y.CC

TATE 100Y.COM.TW

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1		ADIF	1.170	- ×	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	N <u>-</u>	ADIE		117	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
0Eh	TMR1L	Holding	g Regist	er for the Le	east Signific	ant Byte of t	he 16-bit T	MR1 Regi	ster	xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding	g Regist	er for the M	ost Significa	int Byte of t	ne 16-bit Tl	MR1 Regis	ster	xxxx xxxx	uuuu uuuu
10h	T1CON		L0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

勝 特 力 材 料 886-3-57 胜特力电子(上海) 86-21-34 胜特力电子(深圳) 86-755-8 Http://www.100y.com	4970699 83298787
W.100Y.COM.TW	WWW.100Y.COM

WW.100Y.COM.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP1 module. The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the *"PICmicro® Mid-Range MCU Family Reference Manual"* (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR, WDT Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate a shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

W.100Y.COM.T

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	0170	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7	OOY.CON	WT.I	W II	W.100Y.	co ^{M.T}		bit 0
bit 7	Unimple	emented: Rea	ad as '0'					
bit 6-3	TOUTPS	3:TOUTPSO:	: Timer2 Out	put Postscal	e Select bits			
		:1 Postscale		1				
	0001 = 1	:2 Postscale						
	0010 = 1	:3 Postscale						
	• 11							
	1111 = 1	:16 Postscale	ev.COM					
bit 2	TMR20	N: Timer2 On	bit CON					
	1 = Time	er2 is on						
	🔨 = Time	er2 is off						
bit 1-0	T2CKPS	1:T2CKPS0:	Timer2 Cloc	k Prescale S	Select bits			
	00 = Pre	scaler is 1						
		escaler is 4						
	1x = Pre	escaler is 16						
	Legend	. WY	1005	LCONF.	1	WWW.	100X.CL	WIM
	Legend		WW.			WWW	O.Y.C	(0)
		idable bit		Writable bit		-	bit, read as	
	-n = Val	ue at POR	·1' =	Bit is set	'0' = Bit	s cleared	x = Bit is	unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	211	ie on , BOR	all o	other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	0001
0Ch	PIR1	0712	ADIF	1 PM		SSPIF	CCP1IF	TMR2IF	TMR1IF	-0	0000	- 0	0000
8Ch	PIE1	N <u></u>	ADIE	Wr.	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0	0000	- 0	0000
11h	TMR2	Timer2	2 Module Re	egister	T	WW	. V	СОм.	N/n	0000	0000	0000	0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2 🔨	Timer2	Period Reg	gister	N I	AL.	-100		T.V.	1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module. WW.100Y.COM

WWW 100Y.COM.TW

WWW.100Y.C

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

.100Y.COM

9.0 **CAPTURE/COMPARE/PWM** (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register .

PWM Master/Slave Duty Cycle register

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

The CCP module's input/output pin (CCP1) can be configured as RB2 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word register.

Additional information on the CCP module is available in the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023) and in Application Note AN594, "Using the CCP Module(s)" (DS00594).

CCP MODE – TIMER TABLE 9-1: RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 9-1: CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

			CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0				
	bit 7							bit 0				
bit 7-6	Unimplement	ted: Rea	id as '0'									
bit 5-4	CCP1X:CCP1	IY: PWM	I Least Signi	ificant bits								
	Capture mode Unused.	Capture mode: Unused.										
	Compare mod Unused.	Compare mode: Unused.										
	PWM mode:	PWM mode:										
	These bits are	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.										
bit 3-0	CCP1M3:CCF	21M0: C(CP1 Mode S	Select bits								
		0000 = Capture/Compare/PWM disabled (resets CCP1 module)										
	0100 = Capture mode, every falling edge											
		0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge										
	0111 = Captu 1000 = Comp					ic cat)						
	1000 = Comp 1001 = Comp											
	1001 = Comp 1010 = Comp unaffe	bare mode					IF bit is set,	CCP1 pin is				
	1011 = Comp CCP1				nt (CCP1IF I D conversion							
	11xx = PWM					MIT		W.100				
						A DECEMBER OF THE OWNER OWNE						
	Legend:	COM	W					WW.				
	Legend: R = Readable	bit	W = V	Writable bit	U = Uni	implemented	1 bit, read as	s 'O'				

胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on the CCP1 pin. An event is defined as:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

CCP PIN CONFIGURATION 9.1.1

In Capture mode, the CCP1 pin should be configured as an input by setting the TRISB<x> bit.

- Note 1: If the CCP1 pin is configured as an output, a write to the port can cause a capture condition.
 - 2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

FIGURE 9-1: CAPTURE MODE **OPERATION BLOCK** DIAGRAM



NUM 100Y.COM.TW

WWW.100Y.C

9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

SOFTWARE INTERRUPT 9.1.3

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: **CHANGING BETWEEN CAPTURE PRESCALERS**

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
Y.CO		;the new prescaler
		;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value
100.7.2		

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



- (PIR1<0>)
- Set GO/DONE bit (ADCON0<2>) which starts an A/D conversion

9.2.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the TRISB<x> bit.

Note 1:	Clearing the CCP1CON register will force the CCP1 compare output latch to the
	default low level. This is not the data latch.
	The TDIOD hit (0 or 0) is demonstrated and

2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Note: The special event trigger from the CCP1 module will not set interrupt flag bit, TMR1IF (PIR1<0>).

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	ie on other sets
0Bh,8Bh 10BH,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	100	ADIF	1.TM	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1		ADIE	WT.		SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
86h	TRISB	PORTE	3 Data Di	rection Reg	ister	WWW	. To and	COMP	W	1111	1111	1111	1111
0Eh	TMR1L	Holding	Registe	r for the Lea	ast Signific	ant Byte of	the 16-bit T	MR1 Reg	ister	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	Registe	r for the Mo	st Significa	ant Byte of t	he 16-bit T	MR1 Regi	ster	xxxx	xxxx	uuuu	uuuu
10h	T1CON	$\sqrt{N_{\rm N}}$	VTr.	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture	e/Compa	re/PWM Re	egister 1 (L	SB)	NN.L	N.CC	Nr.	xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture	e/Compa	re/PWM Re	egister 1 (N	ISB)	1.1	00 ×.	OW.L	xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	NZV .	007	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

9.3 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<x> bit must be cleared to make the CCP1 pin an output.

Clearing the CCP1CON register will force
the CCP1 PWM output latch to the default
low level. This is not the PORTB I/O data
latch.


Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 9.3.3** "**Setup for PWM Operation**".

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.


EQUATION 9-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H



9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 9-2:

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

EQUATION 9-3:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits
Note: If the PWM duty cycle value is longer the

an the PWM period, the CCP1 pin will not be cleared.

9.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the 2. CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the 3. TRISB<x> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.
 - The TRISB bit (2 or 3) is dependant upon Note: the setting of configuration bit 12 (CCPMX).

WWW.100Y **TABLE 9-3**: **EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz**

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1,00	1.1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 9-4: **REGISTERS ASSOCIATED WITH PWM AND TIMER2**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	4 Bit 3 Bit 2 Bit 1	Bit 2 Bit 1	2 Bit 1	Bit 0	Value on POR, BOR		all o	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1		ADIF		147.	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	-0	0000
8Ch	PIE1	CO	ADIE	—	N.	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0	0000	- 0	0000
86h	TRISB	PORT	B Data Dire	ection Regis	ster	1.100	CON.			1111	1111	1111	1111
11h	TMR2	Timer2	2 Module Re	egister	M.	1100Y.	M	LM	N.	0000	0000	0000	0000
92h	PR2	Timer2	2 Module Pe	eriod Registe	er 🔨	1005	CO.	WT	V	1111	1111	1111	1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Captur	re/Compare	PWM Regi	ster 1 (LSB)	-N.100		V.1.		xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Captu	re/Compare	PWM Regi	ster 1 (MSB)	04.00	WLIN		xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	10	AT CON	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2. Legend:

> 勝 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.T

WWW.100Y.COM.T

NOTES:

WW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

WWW.100

COMTW

WWW.100Y.COM.7

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100

X.COM.TW

WW.100Y.COM.TW

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the "*PICmicro*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the l^2C^{TM} Multi-Master Environment" (DS00578).

10.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RB2/SDO/CCP1
- Serial Data In (SDI)
 RB1/SDI/SDA
- Serial Clock (SCK)
 RB4/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) RB5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and the SSPSTAT register (SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)
 - Note: Before enabling the module in SPI Slave mode, the state of the clock line (SCK) must match the polarity selected for the Idle state. The clock line can be observed by reading the SCK pin. The polarity of the Idle state is determined by the CKP bit (SSPCON<4>).

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	SMP				<1							
	bit 7	CKE	D/A	P		S	<u>.</u> C0	R/W		UA	BF bit 0	
bit 7	SMP: SPI D	Data Input Sa <u>mode:</u>	ample Phase	e bit								
	0 = Input da	ata sampled ata sampled				e (Micro	owire	e)CON				
	<u>l²C mode:</u>	st be cleared		s used in S	Slave	mode.						
		st be maintai										
bit 6		lock Edge S Nit occurs on		om active	to Idl	e clock	state					
		nit occurs on										
	Note:	Polarity of cl	ock state is	set by the	CKP	bit (SS	SPCC)N<4>).				
	I ² C mode: This bit mus	st be maintai	ned clear.				NN	W.100	N.C.	OM!	LM	
bit 5		ddress bit (I	² C mode or	nly)			-	勝特	力	材料	886-3-57531	70
		e mode: s that the lass that the lass				SS	1		力电子	(上海)	86-21-34970 86-755-8329	699
bit 4		I) (I ² C mode						H	ttp://	www.	100y. com. tw	v
		es that a Sto t was not de		en detecte	d las	t		WW	W.1	. 00Y.	COM.TW	
bit 3		^{I)} (I ² C mode										
	0 = Start bi	es that a Sta t was not de	tected last			t (this b	oit is '	0' on R	eset)			
bit 2		Write Inform				VT.			NN	N • - 10	ov.com	
	match to the	/W bit inform e next Start b				lress m	atch	and is c	only va	alid from	n address	
	1 = Read 0 = Write											
bit 1	UA: Update	Address bit	(10-bit I ² C	mode only)							
		es that the us s does not n			e ad	dress in	h the	SSPAD	D reg	ister		
bit 0		Full Status bi										
	1 = Receive	Pl and I ² C m complete, S	SSPBUF is f									
		e not comple 1 I ² C mode o		· is empty								
	1 = Transmi	it in progress it complete,	s, SSPBUF		ts)							
	Note 1:	This bit is cle	eared when	the SSP m	odule	e is disa	bled	(i.e., the	SSP	EN bit i	s cleared).	

NWW.100Y.COM.TW

R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
NW I I I	WT.	WWW MOX.C	WT I

WWW INNY.COM.TW

WWW.100Y.CO.

WW

REGISTER 10-2	2: SSPCON: SYNCHRONOUS SERIAL	L PORT CONTROL REGISTER 1 (ADDRESS 14h))

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7	T.M		W. WIL	01.0	1.1.1		bit 0

bit 7

WCOL: Write Collision Detect bit

- 1 = An attempt to write the SSPBUF register failed because the SSP module is busy
- (must be cleared in software)

0 =No collision

bit 6

bit 5

SSPOV: Receive Overflow Indicator bit

In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow
- In I²C mode:
- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode.
- 0 = No overflow

SSPEN: Synchronous Serial Port Enable bit⁽¹⁾

In SPI mode:

- 1 = Enables serial port and configures SCK, SDO and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- In I²C mode:
- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
 - Note 1: In both modes, when enabled, these pins must be properly configured as input or output.
- bit 4 CKP: Clock Polarity Select bit

In SPI mode:

- 1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level.
- 0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level.

In I²C Slave mode:

SCK release control.

- 1 = Enable clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)


bit 3-0

- 0000 = SPI Master mode, clock = OSC/4
 - 0001 = SPI Master mode, clock = OSC/16
 - 0010 = SPI Master mode, clock = OSC/64
 - 0011 = SPI Master mode, clock = TMR2 output/2

SSPM<3:0>: Synchronous Serial Port Mode Select bits

- 0100 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control enabled.
- 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
- $0110 = I^2C$ Slave mode, 7-bit address
- $0111 = I^2C$ Slave mode, 10-bit address
- $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle)
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- 1111 = I²C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- 1000, 1001, 1010, 1100, 1101 = **Reserved**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, reinitialize the SSPCON register and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISB register) appropriately programmed. That is:

- SDI must have TRISB<1> set
- SDO must have TRISB<2> cleared
- SCK (Master mode) must have TRISB<4> cleared
- SCK (Slave mode) must have TRISB<4> set
- SS must have TRISB<5> set

- **2:** If the SPI is used in Slave mode with CKE = 1, then the \overline{SS} pin control must be enabled.
- 3: When the SPI is in Slave mode with the SS pin control enabled (SSPCON<3:0> = 0100), the state of the SS pin can affect the state read back from the TRISB<2> bit. The peripheral OE signal from the SSP module into PORTB controls the state that is read back from the TRISB<2> bit. If read-modify-write instructions, such as BSF are performed on the TRISB register while the SS pin is high, this will cause the TRISB<2> bit to be set, thus disabling the SDO output.

TABLE 10-1: REGISTERS ASSOCIATED WITH SPI™ OPERATION


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	N. <u>P</u>	ADIF	W.		SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	WHICH I	ADIE	M-		SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
86h	TRISB	PORTB	Data Dire	ction Regis	ster		1.1	<i>J</i> 0 7.	OW.L	1111 1111	1111 1111
13h	SSPBUF	Synchro	nous Seri	al Port Rec	eive But	fer/Transr	nit Registe	er	Lin	xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI™ mode.


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.


Note 1: When the SPI is in Slave mode with the SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.











10.3 SSP I²C Mode Operation

The SSP module in I²C mode fully implements all slave functions, except general call support and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RB4/SCK/SCL pin, which is the clock (SCL) and the RB1/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISB<4,1> bits.

To ensure proper communication of the I²C Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the I²C pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the I²C pins (PORTx [SDA, SCL]) are changed in software during I²C communication using a Read-Modify-Write instruction (BSF, BCF), then the I²C mode may stop functioning properly and I²C communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the I²C pins) using the instruction BSF or BCF during I²C communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:


EXAMPLE 10-1:

FIGURE 10-5:

MOVF	TRISC, W	; Example for an 18-pin part such as the PIC16F818/819
IORLW	0x18	; Ensures <4:3> bits are `11'
ANDLW	B'11111001'	; Sets <2:1> as output, but will not alter other bits
		; User can use their own logic here, such as IORLW, XORLW and ANDLW
MOVWF	TRISC	

The SSP module functions are enabled by setting SSP Enable bit, SSPEN (SSPCON<5>).

SSP BLOCK DIAGRAM



The SSP module has five registers for I²C operation:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Firmware Controlled Master mode with Start and Stop bit interrupts enabled, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISB bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

Additional information on SSP I²C operation may be found in the *"PICmicro[®] Mid-Range MCU Family Reference Manual"* (DS33023).

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit, SSPIF (PIR1<3>), is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

10.3.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

^{© 2004} Microchip Technology Inc.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP.

TABLE 10-2: DATA TRANSFER RECEIVED BYTE ACTIONS

	iits as Data is Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF
BF	SSPOV	WW.100Y.CC		(SSP interrupt occurs if enabled)
0 0	0	Yes	Yes	Yes
N1COS	0	No 100Y	No	Yes
1 (1	No	No	Yes
0	01.1	No	No	Yes

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

FIGURE 10-6: I²C[™] WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





FIGURE 10-7: I²C[™] WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



10.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISB<4,1> bit(s). The output level is always low, irrespective of the value(s) in PORTB<4,1>. So when transmitting data, a '1' data bit must have the TRISB<1> bit set (input) and a '0' data bit must have the TRISB<1> bit cleared (output). The same scenario is true for the SCL line with the TRISB<4> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011) or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554, "Software Implementation of l^2C^{TM} Bus Master" (DS00554).

10.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISB<4,1>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578, "Use of the SSP Module in the l^2C^{TM} Multi-Master Environment" (DS00578).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		ie on , BOR		e on other sets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	00 <u>7</u> .	ADIF	_	<u></u>	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	1 off	ADIE			SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
13h	SSPBUF	Synchron	ous Seria	I Port Rece	ive Buffe	r/Transmi	t Register	COm	Wn	xxxx	xxxx	uuuu	uuuu
93h	SSPADD	Synchron	ous Seria	I Port (I ² C [⊤]	[™] mode)	Address I	Register	TCON		0000	0000	0000	0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000
86h	TRISB	PORTB D	Data Direc	tion Registe	ər	VIV	Mer	N.CC	J. T.	1111	1111	1111	1111

TABLE 10-3: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI™ mode.

Note 1: Maintain these bits clear in I^2C mode.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CON

NOTES:

WWW.100Y.COM 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for 18/20 pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has a high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/Os.

Additional information on using the A/D module can be found in the *"PICmicro[®] Mid-Range MCU Family Reference Manual"* (DS33023).

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	N.T.W	ADON
	bit 7	NWW.	ov.com	A.TW	MM	W.100Y.C	'M.T	bit (
bit 7-6	ADCS1:AD	DCS0: A/D C	onversion C	lock Select b	oits			
	If ADCS2 =							
	00 = Fosc/							
	01 = FOSC/ 10 = FOSC/							
		clock derived	from the in	ternal A/D m	odule RC o	scillator)		
	If ADCS2 =					Semator)		
	00 = Fosc/							
	01 = FOSC/							
	10 = FOSC/	/64						
	11 = FRC (clock derived	from the in	ternal A/D m	odule RC o	scillator)		
bit 5-3	CHS2:CHS	50: Analog C	hannel Sele	ct bits	VI.	- Artes	N.1	J CONP
		nnel 0 (RA0/			勝 :	持力材料	886-3-57	753170
		nnel 1 (RA1/				力电子(上海)		
		nnel 2 (RA2/				力电子(深圳)		
		nnel 3 (RA3/ nnel 4 (RA4/						
				Last 100%.	TIM	Http://www.	100y. cor	n. tw
bit 2		: A/D Conver	sion Status	DIT	1.00	W7	MW.	1001.
	$\frac{\text{If ADON}}{1 - A/D} = \frac{A}{2}$		orogroee (eo	tting this hit	ctarte the A	/D conversion)		
						/ cleared by ha	rdware wh	en the
		onversion is c			0			100
bit 1		ented: Read	• •					
bit 0	ADON: A/							
bit o		onverter mod	ule is opera	ting				
					mes no ope	erating current		
	WW.Ine				N.J.C.	CONTRACT		
	Legend:	ON.CON	1.1.1		N.1001.	CONCIL	Ţ	WW
	R = Reada	able bit	W = W	/ritable bit	U = Unir	mplemented bit	read as '	0'
	-n = Value			lit is set			a = Bit is u	
		arron			0 – Dit	is cleared A		

MAN 100Y.COM.TW

	ADCON1:	A/D CC	NTROL F	REGISTE	R 1 (Al	DDRESS	5 9Fh)		
	R/W-0	R/W-0	U-0) U	-0	R/W-0	R/W-0	R/W	/-0 R/W-
	ADFM	ADCS	2 —			PCFG3	PCFG	2 PCF	G1 PCFC
	bit 7	N.CO	M.TW	1	VIA	1.1001.	COM.T		b
WT.	WWW ALL	DOX.C	WT.Mo						
bit 7	ADFM: A/E					00			
	1 = Right ju 0 = Left jus								
bit 6	ADCS2: A	/D Clock I	Divide by 2	Select bit					
	1 = A/D clo 0 = Disable		e is divided	by 2 wher	n systen	n clock is	used		
bit 5-4	Unimplem	ented: R	ead as '0'						
bit 3-0	PCFG<3:0	>: A/D Po	ort Configur	ration Conf	rol bits				
	PCFG	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
	0000	A	A	Α	A	A	AVDD	AVss	5/0
	0001	Α	VREF+	A	Α	Α	AN3	41/22	
	0001					<i>/</i> / /	AND	AVss	4/1
	0010	A	A	Α	A	A	AVDD	AVSS AVSS	4/1 5/0
	21	A A	A Vref+	A A	A				
	0010					A	AVDD	AVss	5/0
	0010	A	VREF+	A	A	A A	AVDD AN3	AVss AVss	5/0 4/1
	0010 0011 0100	A D	VREF+	A D	A	A A A	AVDD AN3 AVDD	AVss AVss AVss	5/0 4/1 3/0
	0010 0011 0100 0101	A D D	VREF+ A VREF+	A D D	A A A	A A A A	AVDD AN3 AVDD AN3	AVss AVss AVss AVss	5/0 4/1 3/0 2/1
	0010 0011 0100 0101 011x	A D D D	VREF+ A VREF+ D	A D D D	A A A D	A A A A D	AVDD AN3 AVDD AN3 AVDD	AVss AVss AVss AVss AVss	5/0 4/1 3/0 2/1 0/0
	0010 0011 0100 0101 011x 1000	A D D D A	VREF+ A VREF+ D VREF+	A D D VREF-	A A A D A	A A A A D A	AVDD AN3 AVDD AN3 AVDD AN3	AVss AVss AVss AVss AVss AVss AN2	5/0 4/1 3/0 2/1 0/0 3/2
	0010 0011 0100 0101 011x 1000 1001	A D D A A	VREF+ A VREF+ D VREF+ A	A D D VREF- A	A A A D A A A	A A A A D A A	AVDD AN3 AVDD AN3 AVDD AN3 AVDD AN3	AVss AVss AVss AVss AVss AVss AN2 AVss	5/0 4/1 3/0 2/1 0/0 3/2 5/0
	0010 0011 0100 0101 011x 1000 1001 1010	A D D A A A A	VREF+ A VREF+ D VREF+ A VREF+	A D D VREF- A A	A A A D A A A	A A A A D A A A	AVDD AN3 AVDD AN3 AVDD AN3 AVDD AN3 AVDD	AVss AVss AVss AVss AVss AVss AN2 AVss AVss	5/0 4/1 3/0 2/1 0/0 3/2 5/0 4/1

WW.100Y.COM.TW

D

VREF+

WWW.100Y.CC

TATE 100Y.COM.TW

D

D

1110 1111 D

VREF-

₋egend: R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set		x = Bit is unknown

D

D

A

Α

AVDD

AN3

AVss

AN2

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

NN.100Y.COM.TW

1/0

1/2

The ADRESH:ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the A/D Result register pair, the GO/DONE bit (ADCON0<2>) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.

To determine sample time, see **Section 11.1 "A/D Acquisition Requirements"**. After this sample time has elapsed, the A/D conversion can be started.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw These steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.




FIGURE 11-1: A/D BLOCK DIAGRAM

11.1 **A/D Acquisition Requirements**

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k Ω . As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

calculate the To minimum acquisition time. Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "PICmicro® Mid-Range MCU Family Reference Manual" (DS33023).

EQUATION 11-1: ACQUISITION TIME


= $TAMP + TC + TCOFF$	
= $2 \mu s + TC + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$	
= CHOLD (RIC + RSS + RS) $In(1/2047)$	
= $-120 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) \text{ In}(0.0004885)$	
$= 16.47 \mu s$	
= $2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$	
$= 19.72 \mu s$	
$= 19.72 \mu s$	TH WWW. DOX.CO.
	= $2 \mu s + Tc + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ = CHOLD (RIC + RSS + RS) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μs = $2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

- 3: The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.
- 4: After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL





© 2003 Microchip Technology Inc.

11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μ s and not greater than 6.4 μ s.

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

11.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current out of the device specification.

TABLE 11-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

	AD Clock Source (TAD	N.COM.TH	Maximum Davida Francisco
Operation	ADCS<2>	ADCS<1:0>	Maximum Device Frequency
2 Tosc	0	00	1.25 MHz
4 Tosc	TW 1 WWW	00	2.5 MHz
8 Tosc	0	01	5 MHz
16 Tosc	1	01	10 MHz
32 Tosc	0	10	20 MHz
64 Tosc	TH 1 WW	10	20 MHz
RC ^(1,2,3)	X X	11 m	(Note 1)

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 15.0 "Electrical Characteristics".

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.CO

11.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH: ADRESL registers). After the A/D conversion is aborted, a 2-TAD wait is required before the next acquisition is started. After this 2-TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.


In Figure 11-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

The GO/DONE bit should NOT be set in Note: the same instruction that turns on the A/D.


11.4.1 A/D RESULT REGISTERS

The ADRESH: ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 11-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 11-3: A/D CONVERSION TAD CYCLES



A/D RESULT JUSTIFICATION FIGURE 11-4:



11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) he programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period minimal software overhead (moving the with ADRESH: ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1		ADIF	_	1	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	<u>07-</u>	ADIE	_	7	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh 🔨	ADRESH	A/D Res	ult Regist	er High By	/te 🔨	M	1001.0	The	<pre>N</pre>	xxxx xxxx	uuuu uuuu
9Eh	ADRESL	A/D Res	ult Regist	er Low By	te	WWW	.V.	One	W	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CON.	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	TI		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	PORTA	Data Di	rection Regis	ster CO	ALC: N	1111 1111	1111 1111

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.T

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.C

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

WWW.100Y.COM.TW

100X.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100

X.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW

12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

Reset

- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low-current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the "PICmicro[®] Mid-Range MCU Family Reference Manual" (DS33023).

12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CP CCPN oit 13	IX DEBUG WRT1 WRT0	CPD LVP	BOREN N	NUCLKE	FOSC2	PWRTEN	WDTEN F	OSC1	FOSC0
	WWW.LONY.CU	WT	N	N. Y.	1001.		W		bit 0
oit 13	CP: Flash Program Memo	ry Code Pro	tection bit						
	1 = Code protection off								
	0 = All memory locations c		ed						
it 12	CCPMX: CCP1 Pin Select								
	1 = CCP1 function on RB2								
it 11	 0 = CCP1 function on RB3 DEBUG: In-Circuit Debugg 								
COM.	1 = In-Circuit Debugger dis	•		o dener	al nurnos	o I/O nine			
	0 = In-Circuit Debugger en						COM.		
it 10-9	WRT1:WRT0: Flash Progr					, accugge	TIN		
	For PIC16F818:								
	11 = Write protection off								
	10 = 000h to 01FF write-p	rotected, 020	00 to 03FF r	may be i	modified I	by EECON	l control		
	01 = 000h to 03FF write-p	rotected							
	For PIC16F819:								
	11 = Write protection off		0000h ta 07		, ha maad	Stad by EF			
	10 = 0000h to 01FFh write 01 = 0000h to 03FFh write								
	00 = 0000h to 05FFh write								
t 8	CPD: Data EE Memory Co				,		N 100 Y		
NW.L	1 = Code protection off	NNN.	N.CO						
	0 = Data EE memory locat	tions code-p	rotected						
t 7	LVP: Low-Voltage Program	nming Enabl	e bit						
	1 = RB3/PGM pin has PGI 0 = RB3/PGM pin has digit						gramming		
it 6	BOREN: Brown-out Reset	Enable bit							
	1 DOD smahlad								
	1 = BOR enabled 0 = BOR disabled								
it 5		Pin Function	Select bit						
t 5	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful	nction is MC	LR	N.C					
t 5	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful	nction is MC nction is digi	LR	.R interr	ally tied t	o Vdd			
	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time	nction is MC nction is digi	LR	.R interr	ally tied t	TN	WWW WWW	100¥ 100 1100 1100	COM X.COM
	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled	nction is MC nction is digi	LR	<u>.</u> R interr	ally tied t	TN	力材料	100X 100 886-:	3-5753170
it 3	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 1 = RA5/MCLR/VPP pin fun 0 = RA5/MCLR/VPP pin fun PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled	nction is MC nction is digi r Enable bit	LR	.R interr	ally tied t	勝特	力材料 力电子(上海)		
t 3	0 = BOR disabled MCLRE: RA5/MCLR/VPP I 1 = RA5/MCLR/VPP pin fur 0 = RA5/MCLR/VPP pin fur PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer	nction is MC nction is digi r Enable bit	LR	.R interr	ally tied t	勝 特胜特力	力电子(上海)	86-2	1-34970699
t 3	0 = BOR disabled MCLRE: RA5/MCLR/VPP I 1 = RA5/MCLR/VPP pin fur 0 = RA5/MCLR/VPP pin fur PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled	nction is MC nction is digi r Enable bit	LR	.R interr	ally tied t	勝 時 胜特 た 特	力电子(上海) 力电子(深圳)	86-2 86-7	1-34970699 55-832987
t 3 1	0 = BOR disabled MCLRE: RA5/MCLR/VPP in full 1 = RA5/MCLR/VPP pin full 0 = RA5/MCLR/VPP pin full PWRTEN: Power-up Times 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timers 1 = WDT enabled 0 = WDT disabled	nction is MC nction is digi r Enable bit Enable bit	LR tal I/O, MCL	.R interr	ally tied t	勝 時 胜特 た 特	力电子(上海)	86-2 86-7	1-34970699 55-832987
t 3 11	0 = BOR disabled MCLRE: RA5/MCLR/VPP in full 1 = RA5/MCLR/VPP pin full 0 = RA5/MCLR/VPP pin full PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator	nction is MC nction is digi er Enable bit Enable bit r Selection b	LR tal I/O, MCL		.COM. K.COM N.COM	勝 時 1 胜特 7	力电子(上海) 力电子(深圳)	86-2 86-7	1-34970699 55-832987
t 3	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator 111 = EXTRC oscillator; C 110 = EXTRC oscillator; Cl	nction is MC nction is digi er Enable bit Enable bit r Selection b LKO functio ort I/O functio	LR tal I/O, MCL its n on RA6/O on on RA6/O	9SC2/CL OSC2/C	KO pin LKO pin	勝 特 胜特 胜特 H	力电子(上海) 力电子(深圳) ttp://www	86-2 86-7	1-34970699 55-832987
t 3	0 = BOR disabled MCLRE: RA5/MCLR/VPP 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator 111 = EXTRC oscillator; C 110 = EXTRC oscillator; p	nction is MC nction is digi er Enable bit Enable bit SLKO functio ort I/O functio LKO functior n	IR tal I/O, MCL its n on RA6/O on on RA6/O n on RA6/OS	DSC2/CL OSC2/C SC2/CLI	KO pin LKO pin KO pin ar	勝特 胜特7 胜特7 日	力电子(上海) 力电子(深圳) ttp://www function on	86-2: 86-7: . 100y.	1-34970699 55-832987
t 3 1	0 = BOR disabled MCLRE: RA5/MCLR/VPP in ful 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator 111 = EXTRC oscillator; C 110 = EXTRC oscillator; C 101 = INTRC oscillator; C RA7/OSC1/CLKI pin 100 = INTRC oscillator; po 011 = EXTCLK; port I/O ful	nction is MC nction is digi er Enable bit Enable bit r Selection b CLKO functio ort I/O function n ort I/O function	IR tal I/O, MCL n on RA6/O on on RA6/O n on RA6/OS on on both F	DSC2/CL OSC2/C SC2/CLI RA6/OS(KO pin LKO pin KO pin ar C2/CLKO	勝特 胜特7 胜特7 日	力电子(上海) 力电子(深圳) ttp://www function on	86-2: 86-7: . 100y.	1-34970699 55-832987
	0 = BOR disabled MCLRE: RA5/MCLR/VPP in ful 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator 111 = EXTRC oscillator; C 110 = EXTRC oscillator; C 110 = EXTRC oscillator; C 101 = INTRC oscillator; pin 101 = INTRC oscillator; pin 101 = INTRC oscillator; pin 101 = INTRC oscillator; pin 100 = INTRC oscillator; pin 101 = EXTCLK; port I/O fun 100 = HS oscillator	nction is MC nction is digi er Enable bit Enable bit r Selection b CLKO functio ort I/O function n ort I/O function	IR tal I/O, MCL n on RA6/O on on RA6/O n on RA6/OS on on both F	DSC2/CL OSC2/C SC2/CLI RA6/OS(KO pin LKO pin KO pin ar C2/CLKO	勝特 胜特7 胜特7 日	力电子(上海) 力电子(深圳) ttp://www function on	86-2: 86-7: . 100y.	1-34970699 55-832987
t 3 1	0 = BOR disabled MCLRE: RA5/MCLR/VPP in ful 1 = RA5/MCLR/VPP pin ful 0 = RA5/MCLR/VPP pin ful PWRTEN: Power-up Time 1 = PWRT disabled 0 = PWRT enabled WDTEN: Watchdog Timer 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator 111 = EXTRC oscillator; C 110 = EXTRC oscillator; C 101 = INTRC oscillator; C RA7/OSC1/CLKI pin 100 = INTRC oscillator; po 011 = EXTCLK; port I/O ful	nction is MC nction is digi er Enable bit Enable bit r Selection b CLKO functio ort I/O function n ort I/O function	IR tal I/O, MCL n on RA6/O on on RA6/O n on RA6/OS on on both F	DSC2/CL OSC2/C SC2/CLI RA6/OS(KO pin LKO pin KO pin ar C2/CLKO	勝特 胜特7 胜特7 日	力电子(上海) 力电子(深圳) ttp://www function on	86-2: 86-7: . 100y.	1-34970699 55-832987

Legend: R = Readable bit

P = Programmable bit -n = Value when device is unprogrammed

WWW.100Y.C

TWW INNY.COM.TW

U = Unimplemented bit, read as '1' u = Unchanged from programmed state


12.2 Reset

The PIC16F818/819 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset during normal operation
- WDT wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep and Brownout Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR wake-up from Sleep, the CPU requires or approximately 5-10 µs to become ready for code execution. This delay runs in parallel with any other timers. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 12-1.





12.3 MCLR


PIC16F818/819 device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

The RA5/MCLR/VPP pin can be configured for MCLR (default) or as an I/O pin (RA5). This is configured through the MCLRE bit in the Configuration Word register.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the $\overline{\text{MCLR}}$ pin to VDD as described in Section 12.3 "MCLR". A maximum rise time for VDD is specified. See Section 15.0 "Electrical Characteristics" for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For more information, see Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

12.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC16F818/819 is a counter that uses the INTRC oscillator as the clock input. This yields a count of 72 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

12.7 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter #D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer (if enabled) will keep the device in Reset for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. Unlike previous PIC16 devices, the PWRT is no longer automatically enabled when the Brown-out Reset circuit is enabled. The PWRTEN and BOREN configuration bits are independent of each other.

12.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F818/819 device operating in parallel.

Table 12-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 12-4 shows the Reset conditions for all the registers.

12.9 **Power Control/Status Register** (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the $\overline{\text{BOR}}$ bit is unpredictable.

Bit 1 is Power-on Reset Status bit. POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator	Power-u	p	Brown-out R	leset	Wake-up
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
EXTRC, EXTCLK, INTRC	TPWRT	5-10 μs ⁽¹⁾	TPWRT	5-10 μs ⁽¹⁾	5-10 μs (1)

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep. WWW.100Y.COM

TABLE 12-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то 🔨	PD	V.CO.M.TW WWW.100Y.CO.M.TW
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1.1	0	1	1	Brown-out Reset
1100	1	0	1	WDT Reset
1	1.1	0	0	WDT wake-up
1	V.I.OW	u	u	MCLR Reset during normal operation
1	100	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

RESET CONDITION FOR SPECIAL REGISTERS TABLE 12-3:

TABLE 12-3: RESET CONDITION FOR S	SPECIAL REGIST Program Counter	ERS Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	0001 1	
MCLR Reset during Sleep	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	
WDT wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector W.100Y WWW.100Y.COM (0004h).

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

INITIAL IZATION CONDITIONS FOR ALL REGISTERS TA DI E 12.4.

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W W	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1 ⁽²⁾
STATUS	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	xxx0 0000	uuu0 0000	uuuu uuuu
PORTB	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
NTCON	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
PIR1	-0 0000	-0 0000	-u uuuu(1)
PIR2	00	0	u(1)
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	00 0000	uu uuuu	uu uuuu
TMR2	0000 0000	0000 0000	uuuu uuuu
T2CON	-000 0000	-000 0000	-uuu uuuu
SSPBUF	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	0000 0000	0000 0000	uuuu uuuu
CCPR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	00 0000	00 0000	uu uuuu
ADRESH	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	0 1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	uuuu uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	-0 0000	-0 0000	-u uuuu
PIE2	0	0	
PCON	dd	uu	
OSCCON	-000 -0	-000 -0	-uuu -u
OSCTUNE	00 0000	00 0000	uu uuuu
PR2	1111 1111	1111 1111	1111 1111
SSPADD	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	0000 0000	0000 0000	uuuu uuuu
ADRESL	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	00 0000	00 0000	uu uuuu
EDATA	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	xx xxxx	uu uuuu	uu uuuu
EEADRH	xxx	uuu	uuu
EECON1	xx x000	ux u000	uu uuuu
EECON2		· · · · · · · · · · · · · · · · · · ·	ue depends on condition,

TATE 100Y.COM.TW


Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

WWW.100Y.C

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 12-3 for Reset value for specific conditions.











FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2






FIGURE 12-6: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

12.10 Interrupts

The PIC16F818/819 has up to nine sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interr	upt	flag	bits	are	set
	regardless	of	the	sta	tus	of	their
WW.	correspond	ling m	ask I	oit or	the G	IE bit	t.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.

FIGURE 12-7: INTERRUPT LOGIC



12.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit, INTF (INTCON<1>), is set. This interrupt can be disabled by clearing enable bit, INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INTE was set prior to going into Sleep. The status of Global Interrupt Enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 "Power-Down Mode (Sleep)" for details on Sleep mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>) (see Section 6.0 "Timer0 Module").

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). See Section 3.2 "EECON1 and EECON2 Registers".

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers). This will have to be implemented in software as shown in Example 12-1.

For PIC16F818 devices, the upper 64 bytes of each bank are common. Temporary holding registers, W_TEMP and STATUS_TEMP, should be placed here. These 64 locations do not require banking and therefore, make it easier for context save and restore.

For PIC16F819 devices, the upper 16 bytes of each bank are common.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS, W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF :	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR) :		;Insert user code here
SWAPF	STATUS_TEMP, W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W TEMP, F	;Swap W TEMP
SWAPF	W TEMP, W	;Swap W TEMP into W

W.100Y.COM

WW.100Y.COM

特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

12.12 Watchdog Timer (WDT)

For PIC16F818/819 devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the INTRC (31.25 kHz) oscillator is enabled. The nominal WDT period is 16 ms and has the same accuracy as the INTRC oscillator.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The \overline{TO} bit in the Status register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit, WDTEN (see Section 12.1 "Configuration Bits").

WDT time-out period values may be found in Section 15.0 "Electrical Characteristics" under parameter #31. Values for the WDT prescaler (actually a postscaler but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared but the prescaler assignment is not changed.

FIGURE 12-8: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 12-5:	SUMMARY OF WATCHDOG TIMER REGISTERS
-------------	-------------------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h	Configuration bits ⁽¹⁾	LVP	BOREN	MCLRE	FOSC2	PWRTEN	WDTEN	FOSC1	FOSC0

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

12.13 Power-Down Mode (Sleep)

Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (Status<3>) is cleared, the TO (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is <u>set</u> on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FIGURE 12-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q1 Q2 Q3 Q4, OSC1 MMM TOST(2) CLKO⁽⁴⁾ INT pin INTF Flag (INTCON<1> Interrupt Latency (Note 2) GIE bit (INTCON<7>) Processor in Sleep INSTRUCTION FLOW PC X PC. PC 0004h 0005h Instruction Inst(PC) = Sleep Inst(0004h) Inst(PC + 1) Inst(PC + 2) Inst(0005h) Fetched Instruction Inst(PC - 1) Sleep Inst(PC + 1) Dummy Cycle **Dummy Cycle** Inst(0004h) Executed

Note 1: XT, HS or LP Oscillator mode assumed.

TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Oscillator mode. 2: 3: GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.

CLKO is not available in these oscillator modes but shown here for timing reference.

4:

12.14 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-6 shows which features are consumed by the background debugger.

TABLE 12-6: DEBUGGER RESOURCES

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
N	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

12.15 **Program Verification/Code** Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-34970699
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw

12.17 In-Circuit Serial Programming

PIC16F818/819 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 12-10 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For more information on serial programming, please refer to the *"PIC16F818/819 Flash Memory Programming Specification"* (DS39603).


Note: The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.

> When using the Timer1 oscillator, In-Circuit Serial Programming[™] (ICSP[™]) may not function correctly (high voltage or low voltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

> If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

FIGURE 12-10:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

WW.100Y.COM.

12.18 Low-Voltage ICSP Programming

The LVP bit of the Configuration Word register enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when Programming mode is entered with VIHH on MCLR. The LVP bit can only be changed when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only this mode can be used to program the device.

When using Low-Voltage ICSP, the part must be supplied at 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code-protect bits from an ON state to an OFF state. For all other cases of Low-Voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs or user code can be reprogrammed or added.

The following LVP steps assume the LVP bit is set in the Configuration Word register.

- 1. Apply VDD to the VDD pin.
- 2. Drive MCLR low.
- 3. Apply VDD to the RB3/PGM pin.
- 4. Apply VDD to the MCLR pin.
- 5. Follow with the associated programming steps.

Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.

- 2: While in Low-Voltage ICSP mode (LVP = 1), the RB3 pin can no longer be used as a general purpose I/O pin.
- 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
- 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F818/819 device will enter Programming mode.
- 5: LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the Configuration Word register.
- 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM[™] assembler. A complete description of each instruction is also available in the *"PICmicro[®] Mid-Range MCU Family Reference Manual"* (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods. For an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F818/819 products, do not
	use the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d V	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
то	Time-out bit
PD	Power-Down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



© 2004 Microchip Technology Inc.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Mnemo	nic,	Description	Cycles	Cycles 14-Bit Opcode		e S	Status	Notes	
Operar	nds	Description	Cycles	MSb		LSb	Affected	Notes	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f		00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f		00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff	NT.	
NOP	M.	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
Kan	.00	BIT-ORIENTED FILE	REGISTER OPER	RATION	NS				
BCF	f, b	BIT-ORIENTED FILE Bit Clear f	REGISTER OPER			bfff	ffff	.co _{M.1}	1, 2
	f, b f, b			1	00bb	bfff bfff		COM	
BSF		Bit Clear f	CON 1 W	01	00bb 01bb		ffff	.com.1 x.com	1, 2 1, 2 3
BSF BTFSC	f, b	Bit Clear f Bit Set f		01 01	00bb 01bb	bfff bfff	ffff	COM	1, 2
BSF BTFSC	f, b f, b	Bit Clear f Bit Set f Bit Test f, Skip if Clear	1 1 1 (2) 1 (2)	01 01 01 01	00bb 01bb 10bb	bfff bfff	ffff ffff	COM	1, 2 3
BCF BSF BTFSC BTFSS ADDLW	f, b f, b	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 1 1 (2) 1 (2)	01 01 01 01	00bb 01bb 10bb 11bb	bfff bfff	ffff ffff ffff	C, DC, Z	1, 2 3
BSF BTFSC BTFSS ADDLW	f, b f, b f, b	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO	1 1 1 (2) 1 (2) NTROL OPERAT	01 01 01 01 TIONS	00bb 01bb 10bb 11bb	bfff bfff bfff kkkk	ffff ffff ffff	C, DC, Z Z	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW	f, b f, b f, b k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W	1 1 1 (2) 1 (2) NTROL OPERAT	01 01 01 01 TIONS	00bb 01bb 10bb 11bb 11bb	bfff bfff bfff kkkk	ffff ffff ffff kkkk kkkk	Z	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL	f, b f, b f, b k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W	1 1 1 (2) 1 (2) NTROL OPERAT 1 1	01 01 01 01 TIONS 11 11	00bb 01bb 10bb 11bb 11bb	bfff bfff bfff kkkk kkkk kkkk	ffff ffff ffff kkkk kkkk		1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT	f, b f, b f, b k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine	1 1 1 (2) 1 (2) NTROL OPERAT 1 2	01 01 01 01 TONS 11 11 10	00bb 01bb 10bb 11bb 11bb	bfff bfff bfff kkkk kkkk kkkk 0110	ffff ffff ffff kkkk kkkk kkkk	Z	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO	f, b f, b f, b k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer	1 1 1 (2) 1 (2) NTROL OPERAT 1 1 2 1	01 01 01 TONS 11 11 10 00	00bb 01bb 10bb 11bb 11bb 111x 1001 0kkk 0000	bfff bfff kkkk kkkk kkkk 0110 kkkk	ffff ffff ffff kkkk kkkk kkkk 0100	Z	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW	f, b f, b f, b k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address	1 1 1 (2) 1 (2) NTROL OPERAT 1 2 1 2	01 01 01 01 11 11 10 00 10	00bb 01bb 10bb 11bb 111x 1001 0kkk 0000 1kkk 1000	bfff bfff kkkk kkkk kkkk 0110 kkkk	ffff ffff ffff kkkk kkkk kkkk 0100 kkkk kkkk	Z TO, PD	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW	f, b f, b f, b k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W	1 1 1 (2) 1 (2) NTROL OPERAT 1 2 1 2	01 01 01 01 10 TONS 11 11 10 00 10 11	00bb 01bb 10bb 11bb 111x 1001 0kkk 0000 1kkk 1000	bfff bfff kkkk kkkk kkkk 0110 kkkk kkkk	ffff ffff ffff kkkk kkkk kkkk 0100 kkkk kkkk	Z TO, PD	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE	f, b f, b f, b k k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W	1 1 1 (2) 1 (2) NTROL OPERAT 1 2 1 2 1 1 1 2 1 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	01 01 01 01 TONS 11 11 10 00 10 11 11	00bb 01bb 10bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000	bfff bfff kkkk kkkk kkkk 0110 kkkk kkkk kkkk	ffff ffff ffff kkkk kkkk kkkk kkkk kkk	Z TO, PD	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW	f, b f, b f, b k k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt	1 1 1 (2) 1 (2) NTROL OPERAT 1 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	01 01 01 10 10 11 11 10 00 10 11 11 00	00bb 01bb 10bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000	bfff bfff bfff kkkk kkkk kkkk kkkk kkkk	ffff ffff ffff kkkk kkkk kkkk kkkk kkk	Z TO, PD Z	1, 2 3
BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW RETLW RETURN	f, b f, b f, b k k k k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W	1 1 1 (2) 1 (2) NTROL OPERAT 1 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	01 01 01 IONS 11 11 10 00 10 11 11 00 11	00bb 01bb 10bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx	bfff bfff bfff kkkk kkkk kkkk kkkk kkkk	ffff ffff ffff kkkk kkkk kkkk kkkk kkk	Z TO, PD Z TO, PD	1, 2 3
BSF BTFSC BTFSS	f, b f, b f, b k k k k k k k k k k	Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set LITERAL AND CO Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W Return from Subroutine	1 1 1 (2) 1 (2) NTROL OPERAT 1 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	01 01 01 11 11 10 00 10 11 11 00 11 00	00bb 01bb 10bb 11bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000 01xx	bfff bfff bfff kkkk kkkk kkkk kkkk kkkk	ffff ffff ffff kkkk kkkk kkkk kkkk kkk	Z TO, PD Z	1, 2 3

If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if 2: assigned to the Timer0 module.

If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second 3: cycle is executed as a NOP.

Additional information on the mid-range instruction set is available in the "PICmicro® Mid-Range MCU Note: WWW.100Y.COM.T Family Reference Manual" (DS33023)

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW INNY.COM.TW

WWW.100Y.C

13.2 Instruction Descriptions

ADDLW	Add Literal and W	
Syntax:	[<i>label</i>] ADDLW k	
Operands:	$0 \le k \le 255$	
Operation:	$(W) + k \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.	
	WWW.100Y.COM.T	
	Syntax: Operands: Operation: Status Affected:	Syntax:[label] ADDLWkOperands: $0 \le k \le 255$ Operation:(W) + k \rightarrow (W)Status Affected:C, DC, ZDescription:The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destinatio
Status Affected:	Z
Description:	AND the W register with reg 'f'. If 'd' = 0, the result is sto the W register. If 'd' = 1, the is stored back in register 'f'.

ADDWF	Add W and f	BCF	Bit Clear f
Syntax:	[label] ADDWF f,d	Syntax:	[label] BCF f,b
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	(W) + (f) \rightarrow (destination)	Operation:	$0 \rightarrow (f < b >)$
Status Affected:	C, DC, Z	Status Affected:	None
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	Bit 'b' in register 'f' is clear

ANDLW	AND Literal with W	BSF	Bit Set f
Syntax:	[<i>label</i>] ANDLW k	Syntax:	[<i>label</i>]BSF f,b
Operands: Operation:	$0 \le k \le 255$ (W) .AND. (k) \rightarrow (W)	Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Status Affected:	Ζ	Operation:	$1 \rightarrow (f < b >)$
Description:	The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register.	Status Affected: Description:	None Bit 'b' in register 'f' is set.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

COM.TW

TTW 100Y.COM.TW

WWW

WW.100Y.COM.TW

WWW.100Y.CO

BTFSS	Bit Test f, Skip if Set	CLRF	Clear f
Syntax:	[label] BTFSS f,b	Syntax:	[label] CLRF f
Operands:	0 ≤ f ≤ 127	Operands:	0 ≤ f ≤ 127
	0 ≤ b < 7	Operation:	$00h \rightarrow (f)$
Operation:	skip if (f) = 1		$1 \rightarrow Z$
Status Affected:	None	Status Affected:	Z
Description:	If bit 'b' in register 'f' = 0, the next instruction is executed. If bit 'b' = 1, then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.	Description:	The contents of register 'f' are cleared and the Z bit is set.

WW.100Y.COM.TW

Y.COM.TW

BTFSC	Bit Test, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' = 1, the nex instruction is executed. If bit 'b' in register 'f' = 0, the nex instruction is discarded and a NO is executed instead, making this 2 TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT
Operands: 💦 🔨	$0 \le k \le 2047$	Operands:	None
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>	Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$
Status Affected:	None	W W 100Y	$1 \rightarrow PD$
Description:	Call subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits<10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Status Affected:	TO, PD
		Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COM.TW

TATEN 100Y.COM.TW

WWW.100X.CO

WWW

WW.100Y.COM.TW

COMF	Complement f	GOTO	Unconditional Branch
Syntax:	[label] COMF f,d	Syntax:	[<i>label</i>] GOTO k
Operands:	0 ≤ f ≤ 127	Operands:	$0 \le k \le 2047$
Operation:	$d \in [0,1]$ (f) \rightarrow (destination)	Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	ZWW. 100Y.COMMENTW	Status Affected:	None
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.	Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) – 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z 1001.0	Status Affected:	Z VV.100 COM.1
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) – 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

TTW INNY.COM.T

WW.100X.COM.TW

X.COM.TW

IORWF	Inclusive OR W with f	MOVWF	Move W to f
Syntax:	[<i>label</i>] IORWF f,d	Syntax:	[label] MOVWF f
Operands:	0 ≤ f ≤ 127	Operands:	0 ≤ f ≤ 127
	d ∈ [0,1]	Operation:	$(W) \rightarrow (f)$
Operation:	(W) .OR. (f) \rightarrow (destination)	Status Affected:	None
Status Affected:	Z TW WWW 100Y.	Description:	Move data from W registe
Description:	Inclusive OR the W register with register 'f'. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.	X.COM.TW	register 'f'.

MOVF	Move f	NOP	No Operation
Syntax:	[label] MOVF f,d	Syntax:	[label] NOP
Operands:	$0 \le f \le 127$	Operands:	None
WIN	d ∈ [0,1]	Operation:	No operation
Operation:	(f) \rightarrow (destination)	Status Affected:	None
Status Affected:	Z 1001.00M.TM	Description:	No operation.
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = 0, the destination is W register. If 'd' = 1, the destination is file regis- ter 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected.	胜特力电子(1 胜特力电子(3	料 886-3-5753170 :海) 86-21-34970699 (圳) 86-755-83298787 ww. 100y. com. tw

TW.100X.COM.TW

WWW.100Y.CO

WWW

COM.TW

TTW 100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW PIC16F818/819

	RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry	
	Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d	
COM.	Operands:	None	Operands:	$0 \le f \le 127$	
N.1001. COM.	Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]	
100Y.CO.		$1 \rightarrow GIE$	Operation:	See description below	
W.100Y.CON	Status Affected:	None	Status Affected:	C	
WW.100Y.CO			Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If	

suption.	The contents of register 1 are
	rotated one bit to the left through
	the Carry flag. If 'd' = 0 , the result
	is placed in the W register. If
	'd' = 1, the result is stored back in
	register 'f'.
	← C ← Register f ←

- C -Register f WWW.100Y.C

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[label] RRF f,d
Operands:	0 ≤ k ≤ 255	Operands:	0 ≤ f ≤ 127
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$	Operation:	$d \in [0,1]$ See description below
Status Affected:	None	Status Affected:	C
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right throug the Carry flag. If 'd' = 0, the resu is placed in the W register. If 'd' = 1, the result is placed back register 'f'.

Register f С WWW.100Y.COM.TW WWW.100Y

RETURN	Return from Subroutine	SLEEP	Enter Sleep mode
Syntax:	[label] RETURN	Syntax:	[label] SLEEP
Operands:	None	Operands:	None
Operation:	$TOS \rightarrow PC$	Operation:	$00h \rightarrow WDT$,
Status Affected:	None		$0 \rightarrow WDT$ prescaler, $1 \rightarrow TO$,
Description:	Return from subroutine. The stack		$0 \rightarrow PD$
	is POPed and the top of the stack (TOS) is loaded into the program	Status Affected:	TO, PD
	counter. This is a two-cycle instruction.	Description:	The Power-Down status bit, \overline{PD} , is cleared. Time-out status bit, \overline{TO} , is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.
	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787		
	Http://www.100y.com.tw		

TTTT 100Y.COM.TW

SUBLW	Subtract W from Literal	XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[label] XORLW k
Operands:	0 ≤ k ≤ 255	Operands:	0 ≤ k ≤ 255
Operation:	$k - (W) \rightarrow (W)$	Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	C, DC, Z	Status Affected:	ZOM
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.	Description:	The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.

WW.100Y.COM.TW

N.COM.TW

SUBWF	Subtract W from f	XORWF	Exclusive OR W with f
Syntax:	[label] SUBWF f,d	Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) – (W) \rightarrow (destination)	Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	C, DC, Z	Status Affected:	Z 100Y.CO.
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result stored back in register 'f'.

W.100Y.COM.TW

WWW.100Y.COM.T WWW.100Y.COM.

勝	特	力	材	料	886-3-5753170
胜华	侍力	电	子(上	海)	86-21-34970699
胜华	侍力	电	子(深	圳)	86-755-83298787
	Htt	p :/	//w	ww.	100y. com. tw

WWW

WWW.100Y.CO

WWW.100Y.COM.TW

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.

WWW.100Y.COM.TW

WWW

IN.100X.COM.TW

WWW.100Y.CO

<u>c</u>om.tw

TTW 100Y.COM.TW

WW.100Y.COM.TW

14.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
- MPASM[™] Assembler
- MPLAB C17 and MPLAB C18 C Compilers
- MPLINK[™] Object Linker/
- MPLIB[™] Object Librarian
- MPLAB C30 C Compiler
- MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
- MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
- PICDEM[™] 1 Demonstration Board
- PICDEM.net[™] Demonstration Board
- PICDEM 2 Plus Demonstration Board
- PICDEM 3 Demonstration Board
- PICDEM 4 Demonstration Board
- PICDEM 17 Demonstration Board
- PICDEM 18R Demonstration Board
- PICDEM LIN Demonstration Board
- PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ[®] Evaluation and Programming Tools
 - PICDEM MSC
 - microID[®] Developer Kits
 - CAN
 - PowerSmart® Developer Kits
 - Analog

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
- simulator
 - programmer (sold separately)
 - emulator (sold separately)
- in-circuit debugger (sold separately)
- A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

14.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

14.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

14.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time, MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

14.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

14.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

14.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

14.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C68X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

14.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

14.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

14.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

14.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

14.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

14.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

14.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

14.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit[™] Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

14.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

14.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.

WWW.100Y.COM.

WWW.100Y.COM.T

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

WW.100X.COM.TW

WWW.100Y.COM

WW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100

X.COM.TW

WW.100Y.COM.TW

WWW.100Y. 15.0 **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings †


LOOX.COM	Ambient temperature under bias	-40°C to +125°C
N.10° N.COI	Storage temperature	65°C to +150°C
W.100 P CC	Voltage on any pin with respect to Vss (except VDD and MCLR)	
	Voltage on VDD with respect to Vss	
	Voltage on MCLR with respect to Vss (Note 2)	
	Total power dissipation (Note 1)	
	Maximum current out of Vss pin	
	Maximum current into VDD pin	
WWW.IO	Input clamp current, Iк (Vi < 0 or Vi > VDD)	
WW.10	Output clamp current, Iок (Vo < 0 or Vo > Voo)	
WW.	Maximum output current sunk by any I/O pin	
	Maximum output current sourced by any I/O pin	
MM	Maximum current sunk by PORTA	
WW	Maximum current sourced by PORTA	
WW	Maximum current sunk by PORTB	
ALC: NO	Maximum current sourced by PORTB	
	Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ IOH} +	$\sum \{(VDD - VOH) \times IOH\} + \sum (VOL \times IOL)$
1	 Voltage spikes at the MCLR pin may cause latch-up. A series resistor to pull MCLR to VDD, rather than tying the pin directly to VDD. 	of greater than 1 k Ω should be used


+ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

NTW 100Y.COM.TW

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

NW.100Y.COM.TW





勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

15.1 **DC Characteristics: Supply Voltage** PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

PIC16LF8 (Indus		WW.100Y.COM.	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F81 (Indus	8/819 strial, Exten	ded)							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
.0 _{W.r}	Vdd	Supply Voltage	COMP. THE MAN WITH MAN COMP. TH						
D001	1 m	PIC16LF818/819	2.0	<u>. </u>	5.5	V	HS, XT, RC and LP Oscillator mode		
D001	WT	PIC16F818/819	4.0		5.5	V	WWW.1002.COM.TW		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5		- 1				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	N.C	D <u>M</u> .T	0.7	V	See Section 12.4 "Power-on Reset (POR)" for details		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	.co	17.1	V/ms	See Section 12.4 "Power-on Reset (POR)" for details		
	VBOR	Brown-out Reset Voltage	rown-out Reset Voltage						
D005	COM	PIC16LF818/819	3.65	α π'	4.35	V	MWW. PO CONT.		
D005	1.	PIC16F818/819	3.65	07.	4.35	V	FMAX = 14 MHz ⁽²⁾		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data

When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached. 2: W.100Y.COM.TW

> 特 力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.C

WWW 100X.COM.TW

NW.100Y.COM.TW

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

PIC16LF (Indu	818/819 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC16F818/819 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units	V V	Conditions	N - N				
	Power-Down Current (IPD) ⁽¹⁾										
	PIC16LF818/819	0.1	0.4	μA	-40°C	W.100 COM					
	W WT	0.1	0.4	μA	+25°C	VDD = 2.0V					
	ON.1	0.4	1.5	μA	+85°C	WWW.P					
	PIC16LF818/819	0.3	0.5	μA	-40°C	CO NW.					
	WITH	0.3	0.5	μA	+25°C	VDD = 3.0V					
	CONTRAN	0.7	1.7	μΑ	+85°C	WWW LOOX.C					
	All devices	0.6	1.0	μA	-40°C	WWW.100					
	N.T.W	0.6	1.0	μA	+25°C						
	NY.COMMENT	1.2	5.0	μA	+85°C	VDD = 5.0V					
	Extended devices	6.0	28	μA	+125°C	The state of the s					

Legend:

Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
 - MCLR = VDD; WDT enabled/disabled as specified.
- For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated 3: by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.

COM

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NUM 100Y.COM.TW

WWW.100Y.C

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

(Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
		Standa Operati	al led									
Param No.	Device	Тур	Max	Units	WW	Conditio	ns					
T.Mo	Supply Current (IDD) ^(2,3)											
	PIC16LF818/819	9	20	μA	-40°C	1001.0	M.T.W					
	WWW WW	7	15	μA	+25°C	VDD = 2.0V						
		7	15	μA	+85°C	WW.100						
	PIC16LF818/819	16	30	μA	-40°C	W.100 .						
	WW WT	14	25	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz					
	NI. ·	14	25	μΑ	+85°C	WWW.L	(LP Oscillator)					
	All devices	32	40	μA	-40°C	WW.IO						
	V WILL	26	35	μA	+25°C							
	COMM	26	35	μA	+85°C	VDD = 5.0V						
	Extended devices	35	53	μA	+125°C	WWW.						

Legend: Shading of rows is to assist in readability of the table.

Note

1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.

> 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

VW.100Y.COM

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF (Indu	818/819 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC16F818/819 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Typ Max Units Conditions										
~0	Supply Current (IDD) ^(2,3)	W.100 COMPANY COMPANY										
	PIC16LF818/819	72	95	μA	-40°C	W.1003	CONTRACT					
	W WT	76	90	μA	+25°C	VDD = 2.0V						
	OM	76	90	μA	+85°C	WWW.L						
	PIC16LF818/819	138	175	μΑ	-40°C	I.WW.						
	WIM	136	170	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz					
	COM. TW	136	170	μA	+85°C	WW .	(RC Oscillator) ⁽³⁾					
	All devices	310	380	μA	-40°C	WWW						
	D.COM.TV	290	360	μA	+25°C	VDD = 5.0V						
	WT N. CO. TW	280	360	μA	+85°C	VDD = 5.0V						
	Extended devices	350	500	μA	+125°C	WW W	TTOY.CO. IT					
	PIC16LF818/819	270	315	μA	-40°C	100 100						
	1001. COM.TW	280	310	μA	+25°C	VDD = 2.0V						
	MTN.CO. TW	285	310	μA	+85°C	LN N						
	PIC16LF818/819	460	610	μA	-40°C	NT NT						
	W.100 L. COM.I	450	600	μA	+25°C	VDD = 3.0V	Fosc = 4 MHz					
	100Y.	450	600	μA	+85°C	M.I.Y	(RC Oscillator) ⁽³⁾					
	All devices	900	1060	μA	-40°C	WIN						
	WW.IV. CONL.	890	1050	μA	+25°C	VDD = 5.0V						
	100 L. COM	890	1050	μA	+85°C	VDD = 0.0V						
	Extended devices	.920	1.5	mA	+125°C	M.T.						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF (Indu	818/819 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial											
PIC16F8 (Indu	18/819 strial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Тур	Max	Units	Conditions								
M.J	Supply Current (IDD) ^(2,3)												
	All devices	1.8	2.3	mA	-40°C	-W1001.	ON.						
	WWW WWW	1.6	2.2	mA	+25°C	VDD = 4.0V							
	Wite In	1.3	2.2	mA	+85°C	NWW.LO	CONT.						
	All devices	3.0	4.2	mA	-40°C	WW.100	Fosc = 20 MHz (HS Oscillator)						
	WW WT	2.5	4.0	mA	+25°C		(ind Oscillator)						
	W WT	2.5	4.0	mA	+85°C	VDD = 5.0V							
	Extended devices	3.0	5.0	mA	+125°C	WW.L							

Legend:

2:

Shading of rows is to assist in readability of the table.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with Note 1: the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

WWW.100Y.C

NTW 100Y.COM.TW

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	-818/819 Istrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC16F818/819 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units	V V	Conditi	Conditions				
.00	Supply Current (IDD) ^(2,3)	-110	07.0	LAG	N. M. 100 WILL						
	PIC16LF818/819	8	20	μA	-40°C	WWW TOO	I.CO. TN				
	Milli	7	15	μA	+25°C	VDD = 2.0V					
	M.TW W	7	15	μA	+85°C	W.10					
	PIC16LF818/819	16	30	μA	-40°C	WY ALL					
	COMPANY	14	25	μA	+25°C	VDD = 3.0V	Fosc = 31.25 kHz				
	CONT.	14	25	μA	+85°C	WWW	(RC_RUN mode, Internal RC Oscillator)				
	All devices	32	40	μA	-40°C						
	N.CO. TW	29	35	μA	+25°C						
	CONF.	29	35	μA	+85°C	VDD = 5.0V					
	Extended devices	35	45	μA	+125°C						
	PIC16LF818/819	132	160	μA	-40°C	N	100 r. COW.1				
	N.COM TW	126	155	μA	+25°C	VDD = 2.0V					
	VIDA COMPT	126	155	μA	+85°C	NZO.					
	PIC16LF818/819	260	310	μA	-40°C		Fosc = 1 MHz (RC_RUN mode,				
	TINOY.COMITY	230	300	μA	+25°C	VDD = 3.0V					
	W. IV ONICOM	230	300	μA	+85°C	WT.	Internal RC Oscillator)				
	All devices	560	690	μA	-40°C	NI	WWW.Loov.CC				
	1001. OM.	500	650	μA	+25°C	VDD = 5.0V					
	WWW. DOY.COM	500	650	μA	+85°C	VDD = 3.0V					
	Extended devices	570	710	μA	+125°C	Wm - "	WWW. OOX.				
	PIC16LF818/819	310	420	μA	-40°C	CONT	WWW.Ioco				
	WW 100Y.CC	300	410	μA	+25°C	VDD = 2.0V					
	WWW. OOX.CO	300	410	μΑ	+85°C	WT					
	PIC16LF818/819	550	650	μA	-40°C	V.COM. TV	WWW.				
	W.1001.	530	620	μΑ	+25°C	VDD = 3.0V	Fosc = 4 MHz (RC_RUN mode,				
	WW 100Y.	530	620	μΑ	+85°C	1.10 ··· (0)	Internal RC Oscillator)				
	All devices	1.2	1.5	mA	-40°C	100Y.CO.	IN WWW				
	WW.100	1.1	1.4	mA	+25°C	VDD = 5.0V					
	W T 100	1.1	1.4	mA	+85°C	VDD = 0.0V					
	Extended devices	1.3	1.6	mA	+125°C	11004.00					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

NTV 100Y.COM.TV

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF (Indu	818/819 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC16F8 (Indu	18/819 strial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units	Conditions						
-M.I	Supply Current (IDD) ^(2,3)										
	PIC16LF818/819	.950	1.3	mA	-40°C	-W.1001.	ONL'I'				
COM	TW WW	.930	1.2	mA	+25°C	VDD = 3.0V					
100	WIT IN	.930	1.2	mA	+85°C	WWW.LOON	Fosc = 8 MHz				
	All devices	1.8	3.0	mA	-40°C	W.IO.	(RC_RUN mode,				
N.CO	WW WITH	1.7	2.8	mA	+25°C		Internal RC Oscillator)				
J.V.	W Wn	1.7	2.8	mA	+85°C	VDD = 5.0V					
00 .	Extended devices	2.0	4.0	mA	+125°C	1. WW.					

Legend:

2:

Shading of rows is to assist in readability of the table.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with Note 1: the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

WWW.100Y.C

NTW 100Y.COM.TW

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in $k\Omega$.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF (Indu	818/819 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended											
PIC16F8 (Indu	18/819 strial, Extended)												
Param No.	Device	Тур	Max	itions									
D022	Module Differential Currents (ΔΙWDT, ΔΙΒΟR, ΔΙLVD, ΔΙΟSCB, ΔΙΑD)												
(∆IWDT)	Watchdog Timer	1.5	3.8	μA	-40°C	W 100	T. M.T.						
	W WT	2.2	3.8	μA	+25°C	VDD = 2.0V	N.CO. TW						
	OM. L	2.7	4.0	μA	+85°C		N.COM. TW						
	M.TW V	2.3	4.6	μA	-40°C	WIN	COMUL						
	WT	2.7	4.6	μA	+25°C	VDD = 3.0V	1001. OM.TW						
	CONTRA	3.1	4.8	μA	+85°C	WWW	100Y.COL TW						
	COMPT	3.0	10.0	μA	-40°C	WW	V.ION.COM. TW						
	Y.C. M.TW	3.3	10.0	μA	+25°C		W.1001. COM.1						
	NT.COM TW	3.9	13.0	μA	+85°C	VDD = 5.0V	N 100Y. COM.TW						
	Extended Devices	5.0	21.0	μA	+125°C	W	W. ON.COM TW						
D022A (∆IBOR)	Brown-out Reset	40	60	μA	-40°C to +85°C	VDD = 5.0V	WW.LOOY.COMLIN						
D025	Timer1 Oscillator	1.7	2.3	μA	-40°C	W	NW TOOX.CO. TT						
(∆IOSCB)	V.100 1. COM. 1	1.8	2.3	μA	+25°C	VDD = 2.0V	WWW.Incov.COM.						
	N100Y.COM.TW	2.0	2.3	μA	+85°C		W.1001. COM						
	V. MOY.COM T	2.2	3.8	μA	-40°C	NTN	WW 100X.CON						
	NN'IOC CONT.	2.6	3.8	μA	+25°C	VDD = 3.0V	32 kHz on Timer1						
	W.100 1. COM.	2.9	3.8	μA	+85°C	M. I	WW.Ine CO						
	N 100Y.COM	3.0	6.0	μA	-40°C	M.T.Y	W.1001.						
	NWW. OOY.COM	3.2	6.0	μA	+25°C	VDD = 5.0V	WW 100Y.C.						
	CON N.IV	3.4	7.0	μA	+85°C	Wm. NO	WWW.						
D026	A/D Converter	0.001	2.0	μA	-40°C to +85°C	VDD = 2.0V	WW.100						
(Δ IAD)	WW 100Y.CC	0.001	2.0	μA	-40°C to +85°C	VDD = 3.0V	A/D on, Sleep, not converting						
	D. Von WWW.	0.003	2.0	μΑ	-40°C to +85°C	VDD = 5.0V	Arb on, Sleep, not convening						
	Extended Devices	4.0	8.0	μA	-40°C to +125°C	VUU = 5.0V	N NWW.IO						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

15.3 DC Characteristics: Internal RC Accuracy PIC16F818/819, PIC16F818/819 TSL (Industrial, Extended) PIC16LF818/819, PIC16LF818/819 TSL (Industrial)

PIC16LF818/819 ⁽³⁾ PIC16LF818/819 TSL ⁽³⁾ (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC16F	818/819 ⁽³⁾ 818/819 TSL ⁽³⁾ ustrial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended										
Param No.	Device	Min	Тур	Max	Units	CO Co	nditions					
0 _M .	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾											
	PIC16LF818/819	-5	±1	5	%	+25°C	1.1					
	W WT	-25	<u></u>	25	%	-10°C to +85°C	VDD = 2.7-3.3V					
	IT Way	-30	N.COF	30	%	-40°C to +85°C						
	PIC16F818/819 ⁽⁴⁾	-5	±1	5	%	+25°C	M. T.					
	M.TW	-25	00 7. ~(25	%	-10°C to +85°C						
	CON.TW	-30	1004.0	30	%	-40°C to +85°C	VDD = 4.5-5.5V					
		-35		35	%	-40°C to +125°C						
	PIC16LF818/819 TSL	-2	±1	2	%	+25°C	CONT.					
	WT.MO.	-5	al 1 0 0 x	5	%	-10°C to +85°C	VDD = 2.7-3.3V					
	V.COM TW	-10	007	10	%	-40°C to +85°C						
	PIC16F818/819 TSL ⁽⁵⁾	-2	±1	2	%	+25°C	NT.COT					
	CON.IN	-5	witte	5	%	-10°C to +85°C						
	NT.W	-10		10	%	-40°C to +85°C	VDD = 4.5-5.5V					
MM.	N.COM. TW	-15 \prec		15	%	-40°C to +125°C	100Y.CO.					
WW	INTRC Accuracy @ Fre	eq = 31 kHz ⁽²⁾	WW.	N C	Dive.	N WWW	N.F. COM					
	PIC16LF818/819	26.562	-	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V					
	PIC16F818/819 ⁽⁴⁾	26.562	AT.	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V					
	PIC16LF818/819 TSL	26.562	W.	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V					
	PIC16F818/819 TSL(5)	26.562	<u> </u>	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: The only specification difference between a non-TSL device and a TSL device is the internal RC oscillator specifications listed above. All other specifications are maintained.

4: Example part number for the specifications listed above: PIC16F818-I/SS (PIC16F818 device, Industrial temperature, SSOP package).

WW.100Y.COM

5: Example part number for the specifications listed above: PIC16F818-I/SSTSL (PIC16F818 device, Industrial temperature, SSOP package).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PIC16F818/819 (Industrial, Extended) 15.4 **DC Characteristics:** PIC16LF818/819 (Industrial)

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Characteristic Min Typ† Max		Units	Conditions				
CON	VIL	Input Low Voltage	OWLIT		I.WW.I	~1	CONT			
	VT.N	I/O ports:	M.T.Y		W.	100 -	COMIT			
D030	T	with TTL buffer	Vss	_	0.15 VDD	V	For entire VDD range			
D030A	DVr.	WWWWW.LOON	Vss	_	0.8V	V	$4.5V \le VDD \le 5.5V$			
D031	OW.	with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V	N.COM. TW			
D032	Mos	MCLR, OSC1 (in RC mode)	Vss	1 -	0.2 VDD	V.	(Note 1)			
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V	LOOY. COM.TW			
		OSC1 (in HS mode)	Vss	N_	0.3 VDD	V	100Y.COMTW			
	J CO	Ports RB1 and RB4:	N.CONL		×	WW	MTN.COMMETW			
D034		with Schmitt Trigger buffer	Vss		0.3 Vdd	V	For entire VDD range			
1.1	VIH	Input High Voltage	1.100 L. COM		đ		W.Ine CONT.			
	NOY!	I/O ports:	N 100Y.	I.T.V	N		-W.1001 OM.I.			
D040	. ON	with TTL buffer	2.0	17	VDD 💎	V	$4.5V \le VDD \le 5.5V$			
D040A	700	CONT.	0.25 VDD + 0.8V)	VDD	V 💎	For entire VDD range			
D041	N.100	with Schmitt Trigger buffer	0.8 VDD	$0_{\overline{M}}$	VDD	V	For entire VDD range			
D042	×10	MCLR	0.8 Vdd	An N	VDD	V	W.100 L. CON			
D042A		OSC1 (in XT and LP mode)	1.6V		VDD	V	WW 1007.0			
	NN.	OSC1 (in HS mode)	0.7 VDD	. <u>C</u> U	VDD	V	WWW. 100Y.CO			
D043	WW	OSC1 (in RC mode)	0.9 Vdd	1 . C	VDD	V	(Note 1)			
		Ports RB1 and RB4:	WW.100		OW.	1	WW.IVO VC			
D044	NN .	with Schmitt Trigger buffer	0.7 VDD	0 <u>7</u> .c	VDD	V	For entire VDD range			
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μA	VDD = 5V, VPIN = VSS			
	lil.	Input Leakage Current (Notes	s 2, 3)		1.00	WT	WW 1001			
D060	N	I/O ports	MMM	N.100	(±1)	μA	$Vss \le VPIN \le VDD$, pin at high-impedance			
D061		MCLR	-WW		±5	μA	$Vss \le VPIN \le VDD$			
D063		OSC1		N.M.	00±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration			

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

- The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels 2: represent normal operating conditions. Higher leakage current may be measured at different input voltages. WWW.100Y.C
- 3: Negative current is defined as current sourced by the pin.

15.4 DC Characteristics: PIC16F818/8 PIC16I F818/

PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

DC C	HARACT	ERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended Operating voltage VDD range as described in Section 15.1 "DC Characteristics: Supply Voltage".								
Para No.	Svm	Characteristic	Min	Typ†	Max	Units	Conditions				
	Vol	Output Low Voltage									
D080	WT.	I/O ports	WT.10	N.	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C				
D083	WTM	OSC2/CLKO (RC oscillator config)	M.I.		0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C				
V.C	Voh	Output High Voltage	WT	V	111	Y001	WIL.				
D090	OM. Y	I/O ports (Note 3)	VDD - 0.7	-	WHW N	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +125°C				
D092	COM.	OSC2/CLKO (RC oscillator config)	VDD - 0.7		WW.	N.V.O	IOH = -1.3 mA, VDD = 4.5V, -40°C to +125°C				
700,	Mon	Capacitive Loading Specs of	n Output Pins	-		NN^{1}	CONT.				
D100	Cosc2	OSC2 pin	$10^{01.COM}$	W	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1				
D101	Сю	All I/O pins and OSC2 (in RC mode)	1.100X.COM	TW TW	50	pF	W.1002.COM.TW				
D102	Св	SCL, SDA in I ² C™ mode	1000 X.CO		400	pF	W. LOON.COM TW				
	V.100	Data EEPROM Memory	W.IOV CO	DWr.	N.	-	WW. HUG V. COM.				
D120	ED	Endurance	100K	1M		E/W	-40°C to +85°C				
WW	100	N. WI.M.	10K	100K		E/W	+85°C to +125°C				
D121	VDRW	VDD for read/write	VMIN		5.5	V	Using EECON to read/write, VMIN = min. operating voltage				
D122	TDEW	Erase/write cycle time	WWW.	4	8	ms	WWW.100Y.CO.				
	WW	Program Flash Memory	WWW.10	N.CC	THE T	N	WWW. COX.CO				
D130	EP	Endurance	10K 1K	100K 10K	$0\overline{M}$	E/W E/W	-40°C to +85°C +85°C to +125°C				
D131	VPR	VDD for read	VMIN	Non Y	5.5	V	WWW. 100Y.C				
D132		VDD for erase/write	VMIN	8.1001	5.5	V	Using EECON to read/write, VMIN = min. operating voltage				
D133	TPE	Erase cycle time	VVII - VVII	2	4	ms	N WWW.				
D134	TPW	Write cycle time		2	4	ms	WWW.Io				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.




© 2004 Microchip Technology Inc.

15.5 **Timing Parameter Symbology**

The timing parameter symbols have been created using one of the following formats:

1. TppS2p	ppS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
YT. T	WHIT INDICATION	N N	1001. W.T.
F	Frequency	V T V	Time
Lowerca	ase letters (pp) and their meanings:	and the second	NWW.L. OV.COMP. TOW
рр			
CC	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	col t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:	Y.CO. TW	WWW 100Y.COMTW
S		V.CON.	
E 100	Fall	P	Period
H	High	R	Rise
WW.L	Invalid (High-impedance)	.CV	Valid
L _{UV} .	Low	ZON	High-impedance
I ² C only		1.100 1. CON	
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st ((I ² C specifications only)	W.IV. CO	DIVIE WWW.200.CO
CC	111.100 r. CON.T.	aW.100 -	ONL. NWW. 100 SIC
HD	Hold	SU	Setup
ST 🔜		YOOL	WW WW MOY!
DAT	DATA input hold	STO	Stop condition
STA	Start condition	VY 1 100	. ONT

FIGURE 15-3: LOAD CONDITIONS








TABLE 15-1: E	XTERNAL	CLOCK TIMING	REQUIREMENTS
---------------	---------	---------------------	--------------

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
V.C	Fosc	External CLKI Frequency (Note 1)	DC	_	1	MHz	XT and RC Oscillator mode
	OW.	WWW.100 CO	DC	N —	20	MHz	HS Oscillator mode
	MON	W.1001.	DC	_	32	kHz	LP Oscillator mode
		Oscillator Frequency (Note 1)	DC	<u></u>	4	MHz	RC Oscillator mode
	COM	YOUL WWW	0.1	TW	4 🔨	MHz	XT Oscillator mode
	A COL	NWWW.IOW	4	100	20	MHz	HS Oscillator mode
W.10		M.1 "	5	<u></u>	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period (Note 1)	1000	$\overline{M_{T}}$	_	ns	XT and RC Oscillator mode
	00Y.C	NTW WWW 100	50	TT	_	ns	HS Oscillator mode
	N.	WWW.	5		-12	ms	LP Oscillator mode
	100-	Oscillator Period (Note 1)	250	OD.	T.	ns	RC Oscillator mode
	N.1001	COM.IN	250	COM	10,000	ns	XT Oscillator mode
	100	THE WILLIAM	50		250	ns	HS Oscillator mode
	N	Y.COM WWW	5	Y.CO	NºT.I	ms	LP Oscillator mode
2	TCY	Instruction Cycle Time (Note 1)	200	TCY	DC	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1) High	500	J.	DVF.	ns	XT Oscillator
	TosH	or Low Time	2.5	00 <u>7</u>	014.1	ms	LP Oscillator
	NN.	100Y.CO.TW W	15	1002.		ns	HS Oscillator
4	TosR,	External Clock in (OSC1) Rise or	N.	Yon,	25	ns	XT Oscillator
	TosF	Fall Time		1.10	50	ns	LP Oscillator
		W.1001. COM.1		4 700	15	ns	HS Oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




TABLE 15-2:	CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 ↑ to CLKO ↓	WW.LO. C	ON-	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 ↑ to CLKO ↑	W.100 -	-ONL-	75	200	ns	(Note 1)
12*	ТскR	CLKO Rise Time	N V 100X.	T.T.Y	35	100	ns	(Note 1)
13*	ТскF	CLKO Fall Time	WWW.		35	100	ns	(Note 1)
14*	TCKL2IOV	CLKO ↓ to Port Out Valid	WW.Io.	A COMP	<. 	0.5 TCY + 20	ns	(Note 1)
15*	ТюV2скН	Port In Valid before CLKO 1	W.100	Tosc + 200	<u> </u>		ns	(Note 1)
16*	TCKH2IOI	Port In Hold after CLKO ↑		0	TN	- ~	ns	(Note 1)
17*	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid		N.COM	100	255 🔨	ns	. Non Y.C
18*	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC16F818/819	100	<u> </u>		ns	1.1
	N.M.	Input Invalid (I/O in hold time)	PIC16LF818/819	200	N-1	_	ns	N.100 .
19*	TIOV20SH	Port Input Valid to OSC1 ↑ (I/C) in setup time)	0	17	Ø –	ns	1007
20*	TioR	Port Output Rise Time	PIC16F818/819	J.V.	10	40	ns	14.
		W.1001. COM.1 W	PIC16LF818/819	W.100	-0Å/.	145	ns	WW.IO
21*	Tiof 🚿	Port Output Fall Time	PIC16F818/819	A ton.	10	40	ns	W.10
	Sec. 1	WW.LCON.COM	PIC16LF818/819	Non-	UP.	145	ns 🔨	
22††*	TINP	INT pin High or Low Time	A 10	TCY		175	ns	MMN.
23††*	Trbp	RB7:RB4 Change INT High or	Low Time	Тсү		M. E	ns	W

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not WWW.100Y.COM tested.

†† These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 15-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

- 35 -

Param No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (Low)	2	A 19.	A.C.O	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	off.		Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	-	WWW	2.1	μs	ATW WWY
35	TBOR	Brown-out Reset Pulse Width	100		N . <u>F</u>	μs	VDD ≤ VBOR (D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http://www. 100y. com. tw

DS39598E-page 133

© 2004 Microchip Technology Inc.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS FIGURE 15-8:




TABLE 15-4:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

Param No.	Symbol	NT.TW	Characteristic	OV.COM.T	Min	Тур†	Max	Units	Conditions	
40*	Тт0Н	T0CKI High Pulse	e Width	No Prescaler	0.5 Tcy + 20	R	1	ns	Must also meet	
	Jue of C	OM.		With Prescaler	10		V <u>v</u> .	ns	parameter 42	
41*	TT0L	T0CKI Low Pulse	Width No Prescaler		0.5 TCY + 20	_	N-AV	ns	Must also meet	
	100Y.	MT.M		With Prescaler	10	_	-	ns	parameter 42	
42*	TT0P	T0CKI Period	NW.	No Prescaler	Tcy + 40	1	NY	ns	T.M.	
	WW.100	Y.COM.TV		With Prescaler	Greater of: 20 or <u>TCY + 40</u> N	—	44 14-11	ns	N = prescale value (2, 4,, 256)	
45*	TT1H	T1CKI High	Synchronous, Pre	scaler = 1	0.5 Tcy + 20	—		ns	Must also meet	
	NWWN	Time	Synchronous,	PIC16F818/819	15		_	ns	parameter 47	
		100Y.COM	Prescaler = 2,4,8	PIC16LF818/819	25	_	_	ns	N.100X.C	
			Asynchronous	PIC16F818/819	30	T T	-	ns	1004.00	
		4.100 L. COL	1.1	PIC16LF818/819	50		-	ns	W.Local C	
6*	TT1E	T1CKI Low Time	Synchronous, Pre	scaler = 1	0.5 Tcy + 20		-	ns	Must also meet parameter 47	
			Synchronous, Prescaler = 2,4,8 Asynchronous	PIC16F818/819	15	- PN	—	ns		
		NW.Local.C		PIC16LF818/819	25	-	 — 	ns		
		WW.1001		PIC16F818/819	30			ns		
			WI.IM	PIC16LF818/819	50	T.		ns	W.100	
47*	TT1P	T1CKI Input Period	Synchronous	PIC16 F 818/819	Greater of: 30 or <u>Tcy + 40</u> N	MO	U.M.	ns	N = prescale value (1, 2, 4, 8)	
		WWW.100	DY.COM.T	PIC16 LF 818/819	Greater of: 50 or <u>Tcy + 40</u> N	1.CO	M.TV	- 5	N = prescale value (1, 2, 4, 8)	
		I.WW.	Asynchronous	PIC16F818/819	60	ť	<u>JAF.</u>	ns	WW	
		N. V	1001. OM	PIC16LF818/819	100		OA.	ns		
	F⊤1		Input Frequency R d by setting bit T10		DC	04.	32.768	kHz	TAN I	
48	TCKEZTMR1	Delay from Extern	nal Clock Edge to T	Timer Increment	2 Tosc	<u>lin</u> ,	7 Tosc	17.		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TTAN INNY.COM.TW

WWW.100Y.C






TABLE 15-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Symbol	WT	Characteristi	C.COM.IW	Min	Тур†	Max	Units	Conditions
50*	TCCL	CCP1	No Prescaler	NOY.COMITY	0.5 Tcy + 20	N.		ns	OM.TW
	N CO	Input Low Time	WWW.1	PIC16F818/819	10		1	ns	
		M.L.	With Prescaler	PIC16LF818/819	20			ns	CONT
51*	ТссН	CCP1 Input High	No Prescaler		0.5 TCY + 20	<u> </u>	170	ns	COM.
	. NON.		WW.	PIC16F818/819	10	N.		ns	
	Voor	Time	With Prescaler	PIC16LF818/819	20	-		ns	Y.COMTY
52*	TCCP	CCP1 Input Per	iod 💎	1W.100Y.COI	<u>3 Tcy + 40</u> N	-	A.	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 Output Rise Time		PIC16F818/819	T.	10	25	ns	00Y.C. M.
	AM'10	N.CONI.		PIC16LF818/819	WT	25	50	ns	100Y.CO.
54*	TCCF	CCP1 Output Fa	all Time	PIC16F818/819	CONT.	10	25	ns	V.CON
		OOY. M.TW		PIC16LF818/819	$c0^{\underline{M},\underline{1}}$	25	45	ns	V.100 CO


These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance 1 only and are not tested.

WW 100Y.COM.TW

WWW.100Y.C

勝 力材料 886-3-5753170 特 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw








FIGURE 15-11: SPI™ MASTER MODE TIMING (CKE = 1, SMP = 1)

胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.








Param No.	Symbol	Characteristic	WWW.	Min	Тур†	Мах	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	WWW	Тсү	DNT.T	<u>N</u>	ns	
71*	TscH	SCK Input High Time (Slave mode)		Tcy + 20	041	-	ns	
72*	TSCL	SCK Input Low Time (Slave mode)	N N.	Tcy + 20	- - N	T.	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SC	CK Edge	100	$\frac{1}{100}$	1.1	ns	
74*	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCI	K Edge	100	v.C	DI M .	ns	
75*	TDOR	SDO Data Output Rise Time	PIC16F818/819 PIC16LF818/819	WW-N.IO	10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time	WIL	A the March	10	25	ns	1
77*	TssH2doZ	SS ↑ to SDO Output High-Impedan	се	10	<u> </u>	50	ns	A I
78*	TscR	SCK Output Rise Time (Master mode)	PIC16F818/819 PIC16LF818/819	<u>A</u> MA	10 25	25 50	ns ns	N7
79*	TscF	SCK Output Fall Time (Master mod	le)		10	25	ns	W
80*	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	PIC16F818/819 PIC16LF818/819	= 44	N4-1	50 145	ns ns	WT
81*	TDOV2scH, TDOV2scL	SDO Data Output Setup to SCK Ec	lge	Тсү	N Z N.	100	ns	WT.M
82*	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow I$	Edge	V - V	1 M	50	ns	WITT
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	100Y.COM.T	1.5 TCY + 40	W-AN	<u>.</u>	ns	CONT.IN

SPI™ MODE REQUIREMENTS **TABLE 15-6:**

These parameters are characterized but not tested. *

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



I²C[™] BUS START/STOP BITS TIMING **FIGURE 15-14:**

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TATE INO. YOUT


WWW.100Y.C

WWW.100Y.C

IADLE	10 1. 1	e Beeenan		QUILE		10		
Param No.	Symbol	Chara	cteristic	Min	Тур	Max	Units	Conditions
90*	TSU:STA	Start Condition	100 kHz mode	4700		07.	ns	Only relevant for Repeated
WT.	W	Setup Time	400 kHz mode	600		002.		Start condition
91*	THD:STA	Start Condition	100 kHz mode	4000	1 74		ns	After this period, the first clock
1.1		Hold Time	400 kHz mode	600	ATN -	10-	1.CO	pulse is generated
92*	Tsu:sto	Stop Condition	100 kHz mode	4700	-31	V.100	ns	W.r
TI	N	Setup Time	400 kHz mode	600	<u> </u>	017	01.0	MITH
93	THD:STO	Stop Condition	100 kHz mode	4000	ALV.		ns	WIN .
COM.		Hold Time	400 kHz mode	600		\sqrt{N}	. No	TW. TW

TABLE 15-7: I²C[™] BUS START/STOP BITS REQUIREMENTS

These parameters are characterized but not tested.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW 100Y.COM.TW

WW.100Y.COM.TW

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100*	Тнідн	Clock High Time	100 kHz mode	4.0	100 r.	μs	TW
		WWW.	400 kHz mode	0.6	Office a	μs	WT.I
		WWW.Incov.	SSP Module	1.5 TCY		N.CO	WT
101*	TLOW Clock Low Time		100 kHz mode	4.7	17.	μs	Nr.
	400 kł	400 kHz mode	1.3	141	μs	OM.L.	
	WT	WW 100	SSP Module	1.5 TCY		001.	MIN
102*	TR	SDA and SCL Rise	100 kHz mode		1000	ns	WIN
	WT.M	Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL Fall	100 kHz mode	<u> </u>	300	ns	I.C.N.IW
	ONI.TV	Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	SU:STA Start Condition 100 kHz mode 4.7 -		μs	Only relevant for Repeated		
	COM	Setup Time	400 kHz mode	0.6	-	μs	Start condition
91*	THD:STA	Start Condition Hold	100 kHz mode	4.0		μs	After this period, the first
	CON	Time	400 kHz mode	0.6		μs	clock pulse is generated
106*	THD:DAT	Data Input Hold	100 kHz mode	0 0		ns	W.IVU CONL.
	00Y.CC	Time	400 kHz mode	0	0.9	μs	W.1001. COM.TW
107*	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
	.V.C	Time	400 kHz mode	100	1	ns	WW. 100Y.COM
92*	TSU:STO	Stop Condition	100 kHz mode	4.7	- N	μs	WWW.P. COM.
NI	N.100Y.	Setup Time	400 kHz mode	0.6		μs	COM.
109*	TAA	Output Valid from	100 kHz mode	001. <u>~</u>	3500	ns	(Note 1)
	W.L	Clock	400 kHz mode	100 Y.C.C.	VT.	ns	WW 1001.00
110*	TBUF	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free
	VWW.10	DOX.COM.ITW	400 kHz mode	1.3	9 <u>97</u> .	μs	before a new transmission can start
	Св	Bus Capacitive Load	ling	N	400	pF	WWW. onV.C

I²CTM BUS DATA REQUIREMENTS TADIE 15.9.

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

WWW 100Y.COM.TW

WWW.100Y.C

2: A Fast mode (400 kHz) I²CTM bus device can be used in a Standard mode (100 kHz) I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-34970699
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw

TABLE 15-9: CA/D CONVERTER CHARACTERISTICS: PIC16F818/819 (INDUSTRIAL, EXTENDED) PIC16LF818/819 (INDUSTRIAL)

Param No.	Sym	Chara	cteristic	Min	Typ†	Max	Units	Conditions
A01	Nr	Resolution	DOX.COM.T	2 -	WWDN.	10-bits	bit	$V_{REF} = V_{DD} = 5.12V,$ $V_{SS} \le V_{AIN} \le V_{REF}$
A03	EIL	Integral Linearity	Error	- 17	WWW.	<±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A04	EDL	Differential Linea	Il Linearity Error $ <\pm1$ LSb VREF = VDD = 5.12V VSS \leq VAIN \leq VREF		VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$			
A06	EOFF	Offset Error	N.100Y.COP	WT.IM	MM	<±2	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A07	Egn	Gain Error	W.100Y.CC	WT.MO	-41	<±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A10	-	Monotonicity	100Y.C	UT:TW	guaranteed ⁽³⁾	00 JUN		$VSS \le VAIN \le VREF$
A20	VREF	Reference Voltag	ge (VREF+ – VREF-)	2.0		VDD + 0.3	V	WILL-
A21	VREF+	Reference Voltag	ge High	AVDD - 2.5V	N	AVDD + 0.3V	V	Wind
A22	VREF-	Reference Voltag	ge Low	AVss-0.3V	-1	VREF+ - 2.0V	V	CONFE
A25	VAIN	Analog Input Vol	tage	Vss - 0.3V	EM -	VREF + 0.3V	V	-oM.TY
A30	ZAIN	Recommended I Analog Voltage S		OX.COS	TW	2.5	kΩ	(Note 4)
A40	IAD	A/D Conversion	PIC16F818/819	001-	220	M	μA	Average current
	Y.C	Current (VDD)	PIC16 LF 818/819	1007.00	90	-111	μA	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Curre	nt (Note 2)	V.10 0 Y.C W.100X.C W. <u>1</u> 00X.	OM.TW COM.TW COM.TV	5	μA uA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1 "A/D Acquisition Requirements". During A/D conversion cycle

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes Note 1: any such leakage from the A/D module.

- VREF current is from RA3 pin or VDD pin, whichever is selected as reference input. 2:
- 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes. 100X.COM.
- Maximum allowed impedance for analog voltage source is 10 k Ω . This requires higher acquisition time. 4:

WWW.100Y.COM.T 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw


WWW 100X.COM.TW

W.100Y.COM.

VW.100Y.COM

WWW.100Y.COM





Param No.	Symbol	Charac	teristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC16F818/819	1.6	COM.		μs	Tosc based, VREF ≥ 3.0V
	1.1	MI. COM.IT	PIC16LF818/819	3.0	100^{N}	-	μs	Tosc based, VREF ≥ 2.0V
		T.M.	PIC16F818/819	2.0	4.0	6.0	μs	A/D RC mode
	NWW	N.COM	PIC16LF818/819	3.0	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including S/H time) (Note 1)		WW.L	107.CC	12	TAD	WWW.100Y.CO
132	TACQ	Acquisition Time	ATW V M.TW OM.TW COM.TW COM.TW	(Note 2) 10*	40	0 <u>M</u> 0 <u>M</u> 2.CO 2.CO	μs μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock Start		- 7	Tosc/2 §	100 <u>7</u> . 1007 1007		If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 15-10: A/D CONVERSION REQUIREMENTS

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are † WWW.100Y.COM not tested.

§ This specification ensured by design.

- Note 1: ADRES register may be read on the following TCY cycle.
 - See Section 11.1 "A/D Acquisition Requirements" for minimum conditions. 2:


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


© 2004 Microchip Technology Inc.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.









MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)























MAXIMUM IDD vs. Fosc OVER VDD (LP MODE)





















勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


© 2004 Microchip Technology Inc.

DS39598E-page 147



AVERAGE Fosc vs. VDD FOR VARIOUS VALUES OF R FIGURE 16-11:





Http://www.100y.com.tw

WW.100Y.COM






FIGURE 16-13: △IPD TIMER1 OSCILLATOR, -10°C TO +70°C (SLEEP MODE, TMR1 COUNTER DISABLED)









FIGURE 16-15: AIPD BOR vs. VDD, -40°C TO +125°C (SLEEP MODE, BOR ENABLED AT 2.00V-2.16V)








FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)





FIGURE 16-18: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO +125°C)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


© 2004 Microchip Technology Inc.

DS39598E-page 151










DS39598E-page 152

胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


© 2004 Microchip Technology Inc.











TATW 100Y.COM.TW

© 2004 Microchip Technology Inc.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MINIMUM AND MAXIMUM VIN vs. VDD (I²C[™] INPUT, -40°C TO +125°C) FIGURE 16-23:





FIGURE 16-24: A/D NONLINEARITY vs. VREFH (VDD = VREFH, -40°C TO +125°C)




WWW INNY.COM.TW

WWW.100Y.C

WW.100Y.COM.TW PIC16F818/819





特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COM.TW

W.100X.COM.TW

TTW 100Y.COM.TW

WWW.100Y.C

COM.TW

WW.100Y.CO

WWW.10 WWW.1

WWW.100Y.COM.T

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100

W100Y.COM.TW

OM.TW

WWW.100Y.COM.T

WW.100Y.COM.TW

WWW.100Y.COM.I

WWW.100

WWW.100X.COM.TV

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW


X.COM.TW

WW.100Y.COM.TW


PACKAGING INFORMATION 17.0

17.1 **Package Marking Information**

18-Lead PDIP



18-Lead SOIC



20-Lead SSOP



28-Lead QFN

XXXXXXXX

XXXXXXXX

YYWWNNN

 \cap

Example



Example



Example



Example




Legend:	XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code	胜特力电子(上 胜特力电子(深	料 886-3-5753170 海) 86-21-34970699 圳) 86-755-83298787 vw. 100y. com. tw
		nt the full Microchip part number cannot be marke		WWW.100Y.CON WWW.100Y.CON

for customer specific information.

Standard PICmicro device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

18-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)



TW STORES	Units	2	INCHES*	-11	MI	LLIMETERS	-100
Dimensior	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18	Ma		18	1.10
Pitch	р	N IX	.100		In	2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015	.IV.10		0.38		Witne
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


TATW 100Y.COM.TW

WWW.100Y.C

JEDEC Equivalent: MS-001 Drawing No. C04-007

> 勝 力材料 886-3-5753170 特 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw





	Units		INCHES*	N.L.N.	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18	N.L.	÷	18	100 -
Pitch	р	ALW NY .	.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.446	.454	.462	11.33	11.53	11.73
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	¢	0	4		0	4	8
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


WWW 100Y.COM.TW

WWW.100Y.C

JEDEC Equivalent: MS-013 100X.CO Drawing No. C04-051

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

20-Lead Plastic Shrink Small Outline (SS) - 209 mil Body, 5.30 mm (SSOP)



WW.100Y.COM.TW

1007. TT	Units	N.	INCHES	.M.	MI	LLIMETERS*	N.100
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20	AON		20	
Pitch	р	2	.026	1.00	NT.	0.65	1
Overall Height	Α	-	W.L.	.079	1	-	2.00
Molded Package Thickness	A2	.065	.069	.073	1.65	1.75	1.85
Standoff	A1	.002	ANN -	ST CO	0.05		ANN.
Overall Width	E	.291	.307	.323	7.40	7.80	8.20
Molded Package Width	E1	.197	.209	.220	5.00	5.30	5.60
Overall Length	D	.272	.283	.289	.295	7.20	7.50
Foot Length	L	.022	.030	.037	0.55	0.75	0.95
Lead Thickness	- C C	.004		.010	0.09	- 12	0.25
Foot Angle	f	0°	4°	8°	0°	4°	8°
_ead Width	В	.009	- T	.015	0.22	- 1	0.38

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions 00X.COM.T shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150 Drawing No. C04-072


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW 100Y.COM.TW

WWW.100Y.C

100Y.COM.TW Revised 11/03/03

WW.100Y.COM.TW



28-Lead Plastic Quad Flat No Lead Package (ML) 6x6 mm Body (QFN) -With 0.55 mm Contact Length (Saw Singulated)

111.100 r. COM.	Units	W	INCHES	0.1.1	Ν	MILLIMETERS*	~ CQ _N .
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	WW	28		N	28	1001.0
Pitch	e		.026 BSC	CON.	-	0.65 BSC	·100
Overall Height	A	.031	.035	.039	0.80	0.90	1.00
Standoff	A1	.000	.001	.002	0.00	0.02	0.05
Contact Thickness	A3		.008 REF	CON		0.20 REF	W.IV
Overall Width	E	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Width	E2	.140	.146	.152	3.55	3.70	3.85
Overall Length	D	.232	.236	.240	5.90	6.00	6.10
Exposed Pad Length	D2	.140	.146	.152	3.55	3.70	3.85
Contact Width	b	.009	.011	.013	0.23	0.28	0.33
Contact Length	L	.020	.024	.028	0.50	0.60	0.70

JEDEC equivalent: MO-220 ng No. C04-105

Drawing No. C04-105

100Y.COM.TW 力材料 886-3-5753170 勝 特 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW 100Y.COM.TW

WWW.100Y.C

NOTES:

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y

WW.100Y.COM.TW

WW.100Y.COM.TW

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

APPENDIX A: REVISION HISTORY

Revision A (May 2002)

Original version of this data sheet.

Revision B (August 2002)

Added INTRC section. PWRT and BOR are independent of each other. Revised program memory text and code routine. Added QFN package. Modified PORTB diagrams.

Revision C (November 2002)

Added various new feature descriptions. Added internal RC oscillator specifications. Added low-power Timer1 specifications and RTC application example.

Revision D (November 2003)

Updated IRCF bit modification information and changed the INTOSC stabilization delay from 1 ms to 4 ms in Section 4.0 "Oscillator Configurations". Updated Section 12.17 "In-Circuit Serial Programming" to clarify LVP programming. In Section 15.0 "Electrical Characteristics", the DC Characteristics (Section 15.2 and Section 15.3) have been updated to include the Typ, Min and Max values and Table 15-1 "External Clock Timing Requirements" has been updated.

Revision E (September 2004)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 16.0 "DC and AC Characteristics Graphs and Tables" have been updated and there have been minor corrections to the data sheet text.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DIFFERENCES BETWEEN THE PIC16F818 AND PIC16F819

Features	PIC16F818	PIC16F819
Flash Program Memory (14-bit words)	1K	2K
Data Memory (bytes)	128	256
EEPROM Data Memory (bytes)	128	256

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

NW.100X.COM

WWW.100Y.COM.T

WWW.100Y.COM.T

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

NOTES:

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.1003

OM.TW

WW.100Y.COM.TW

WWW.100

WW.100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

INDEX

Α

A/D		
	ments	
ADIF Bit		
Analog-to-Digital Co	onverter	
	s	
	ion Time84	
	Port Pins	
	rrupt	_
°	lule	B
		В
	ments	C
Conversions		
Converter Character	ristics	С
Delays		
GO/DONE Bit		
Internal Sampling Sv	witch (Rss) Impedance	C
Operation During Sle	eep	
Source Impedance .		
Time Delays		
	ger	
	gs	
ACK		
ADCON0 Register		
ADCON1 Register		
ADRESH Register		
ADRESH, ADRESL Regis	ster Pair83	
ADRESL Register		
Application Notes		
AN556 (Implementin	ng a Table Read)23	
AN578 (Use of the S		
I ² C Multi-Maste	er Environment)71	
AN607 (Power-up Tr	rouble Shooting)92	
Assembler	ONT.	
MPASM Assembler		
B WWW.cony.		
	CONLA	

В

BF Bit		
Block Diagrams		
A/D	83	
Analog Input Model	84	W.In
Capture Mode Operation	66	C
Compare Mode Operation	67	
In-Circuit Serial Programming		0
Connections		C
Interrupt Logic		0
On-Chip Reset Circuit		C
PIC16F818/819	6	0
PWM		C
RA0/AN0:RA1/AN1 Pins		U
RA2/AN2/VREF- Pin		
RA3/AN3/VREF+ Pin		
RA4/AN4/T0CKI Pin		
RA5/MCLR/VPP Pin	41	
RA6/OSC2/CLKO Pin		
RA7/OSC1/CLKI Pin		
RB0 Pin		
RB1 Pin		
RB2 Pin		
RB3 Pin		
RB4 Pin	49	

WWW.100X.CO

TATEN 100Y.COM.TW

100Y.COM.TW PIC16F818/819

WW	RB5 Pin	
	RB6 Pin	
	RB7 Pin	
	Recommended MCLR Circuit	
	SSP in I ² C Mode	
	SSP in SPI Mode	
	System Clock	
	Timer0/WDT Prescaler	
	Timer1	
	Timer2	63
	Watchdog Timer (WDT)	
I	BOR. See Brown-out Reset.	
I	Brown-out Reset (BOR)	
(C 1 1001. OM 1	
	C Compilers	
	MPLAB C17	

	C Compilers	
1	MPLAB C17 1	12
	MPLAB C18 1	12
	MPLAB C30 1	
3	Capture/Compare/PWM (CCP)	
	Capture Mode	
	CCP Prescaler	
5	Pin Configuration	
4	Software Interrupt	
ł i	Timer1 Mode Selection	
CON-		
	Capture, Compare and Timer1 Associated Registers	67
CON-1	CCP1IF	
	CCPR1	
COM	CCPR1H:CCPR1L	
	Compare Mode	
	Pin Configuration	
	Software Interrupt Mode	
	Special Event Trigger	
3	Special Event Trigger	
	Output of CCP1	67
	Timer1 Mode Selection	
2 100 .	PWM and Timer2	07
	Associated Registers	60
ki 1003		
	PWM Mode	
7	Example Frequencies/Resolutions	
	Period	
3	Setup for Operation	
1 . N.	Timer Resources	
3	CCP1M0 Bit	
	CCP1M1 Bit	
	CCP1M2 Bit	
	CCP1M3 Bit	
3	CCP1X Bit	
WW.	CCP1Y Bit	
6	CCPR1H Register	
3	CCPR1L Register	65
)	Code Examples	
	Changing Between Capture Prescalers	66
)	Changing Prescaler Assignment from	
)	Timer0 to WDT	55
- 	Changing Prescaler Assignment from	
1	WDT to Timer0	
5	Clearing RAM Using Indirect Addressing	23
5	Erasing a Flash Program Memory Row	29
	Implementing a Real-Time Clock Using	
7	a Timer1 Interrupt Service	62
	Initializing PORTA	
2	Reading a 16-Bit Free Running Timer	59
WT	W 1 100X.	

Reading Data EEPROM	
Reading Flash Program Memory	
Saving Status and W Registers in RAM	
Writing a 16-Bit Free Running Timer	
Writing to Data EEPROM	
Writing to Flash Program Memory	
Code Protection	89, 100
Computed GOTO	
Configuration Bits	
Crystal Oscillator and Ceramic Resonators	
D.OM.17	
	- L 1

Crystal Oscillator and Ceramic Resonators	33	
001. D OM.T		
Data EEPROM Memory		_
Associated Registers		F
EEADR Register		
EEADRH Register		\sim
EECON1 Register		C
EECON2 Register		T
EEDATA Register		
EEDATH Register		
Operation During Code-Protect		-
Protection Against Spurious Writes		
Reading		
Write Interrupt Enable Flag (EEIF Bit)	25	
Writing		
Data Memory		
Data Memory Special Function Registers		
DC and AC Characteristics		
Graphs and Tables	143	
DC Characteristics		
Internal RC Accuracy	127	- 0
PIC16F818/819, PIC16LF818/819	128	N. 4
Power-Down and Supply Current	120	
Supply Voltage	119	10×1
Demonstration Boards		~~
PICDEM 1	114	100
PICDEM 17	115	
PICDEM 18R		.104
PICDEM 2 Plus		
PICDEM 3		
PICDEM 4		
PICDEM LIN		
PICDEM USB		
PICDEM.net Internet/Ethernet		
Development Support		
Device Differences		
Device Overview		
Direct Addressing	24	

Ε

EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
EEDATH Register	
Electrical Characteristics	
Endurance	1
Errata	
Evaluation and Programming Tools	
External Clock Input	
External Interrupt Input (RB0/INT).	

See Interrupt Sources.

F

WW.100X.COM.TW

F	
Elach Brogra	m Memory
	ted Registers
	Register
	H Register
	1 Register
	23 Register
	A Register
	H Register
	30
	r
T OIX IXegiste	
G	
General Purp	bose Register File 10
1	
-1	
I/O Ports I ² C	NIN CON.
Associa	ted Registers
	Mode Operation79
Mode S	election
	aster Mode Operation79
Slave M	lode
	dressing77
Re	ception
	L, SDA Pins
	ansmission
ID Locations	
In-Circuit Del	bugger 100
	rial Programming
	rial Programming (ICSP)
In-Circuit Ser	
In-Circuit Sei INDF Registe	rial Programming (ICSP) 101
In-Circuit Ser INDF Register Indirect Addr Instruction Fo	rial Programming (ICSP)
In-Circuit Ser INDF Register Indirect Addr Instruction Fo	rial Programming (ICSP)
In-Circuit Ser INDF Registe Indirect Addr Instruction Fo Instruction Ser ADDLW	rial Programming (ICSP)
In-Circuit Ser INDF Registe Indirect Addr Instruction Fo Instruction Ser ADDLW	rial Programming (ICSP)
In-Circuit Ser INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF	rial Programming (ICSP)
In-Circuit Set INDF Register Indirect Addr Instruction For Instruction So ADDLW ADDWF ANDLW	rial Programming (ICSP)
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF ANDLW ANDWF	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 103 et 105 et 105 et 105
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF ANDLW ANDWF	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 105 e 105 e 105 e 105 e 105
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF ANDLW ANDWF BCF BSF	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 105 e 105 e 105 e 105 e 105 e 105
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 f 105
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 f 105 f 106
In-Circuit Set INDF Registe Indirect Addr Instruction Se ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF .	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 106 e 106
In-Circuit Set INDF Registe Indirect Addr Instruction Se ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF .	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 106 e 106
In-Circuit Set INDF Registe Indirect Addr Instruction Se ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF . CLRW	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 106 e 106
In-Circuit Set INDF Registe Indirect Addr Instruction Se ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 106 e 106 e 106 e 106
In-Circuit Set INDF Registe Indirect Addr Instruction Se ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 106
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF .	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 et 105 e 106 e 107
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF . DECFS	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 105 f 106 f 107 f 107
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF . DECFS Descrip GOTO	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 f 105 f 106 f 106 f 106 f 106 f 106 f 107 f 107 f 107 f 105 f 107
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 105 i 106 i 107
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF	rial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 103 f 105 f 106 f 106 f 106 f 106 f 106 f 107 f 107 f 107 f 105 f 107
In-Circuit Set INDF Registe Indirect Addr Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 105 i 106 i 107
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction So ADDUW ADDWF ANDUW ANDWF BCF BSF BTFSC CALL CLRW CLRWE COMF DECF DECFS Descrip GOTO INCF INCFSZ IORLW	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 et 105 f 106 f 106 f 106 f 106 f 106 f 106 f 107
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWE COMF DECF DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW BCF BSF BTFSC BTFSS CALL CLRF . CLRW CLRWE COMF DECF . DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108
In-Circuit Set INDF Registe Indirect Addr Instruction Fo Instruction Set ADDUW ADDWF ANDUW ANDWF BCF BSF BTFSC CALL CLRF CLRW CLRWE COMF DECF DECFS Descrip GOTO INCF INCFSZ IORLW IORWF MOVF MOVLW	ial Programming (ICSP) 101 er 14, 15, 23 essing 23, 24 prmat 103 et 103 it 105 it 106 it 106 it 106 it 107 it 107 it 107 it 107 it 108 it 108 it 108

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

© 2004 Microchip Technology Inc.

WW.100Y.COM.TW PIC16F818/819

NOP		W
Read-Modify-Write Operations		
RETFIE		
RETLW		1
RETURN		
RLF		
RRF		N.
SLEEP		(
SUBLW		(
SUBWF	110	
Summary Table		
SWAPF	110	
XORLW		
XORWF		
INT Interrupt (RB0/INT). See Interrupt Sources	3. CON.	
INTCON Register		(
GIE Bit		
INTE Bit		
INTF Bit		
RBIF Bit		
TMR0IE Bit		
Internal Oscillator Block		
INTRC Modes		
Interrupt Sources		
RB0/INT Pin, External		
TMR0 Overflow		
Interrupts		
RB7:RB4 Port Change		9
Synchronous Serial Port Interrupt		
Interrupts, Context Saving During		
Interrupts, Enable Bits		000
Global Interrupt Enable (GIE Bit)		(
Interrupt-on-Change (RB7:RB4) Enable (RBIE Bit)		CO
Enable (RBIE Bit)		
RB0/INT Enable (INTE Bit)		$_{1}C^{1}$
TMR0 Overflow Enable (TMR0IE Bit)		
Interrupts, Enable bits		1.4
Global Interrupt Enable (GIE Bit)		
Interrupts, Flag Bits		01
Interrupt-on-Change (RB7:RB4) Flag		·
(RBIF Bit)		001
RB0/INT Flag (INTF Bit)		- H
TMR0 Overflow Flag (TMR0IF Bit)		104
INTRC Modes		
Adjustment		N.7.
WWW TOOY CONTRACT		1
-		
Loading of PC		· •

Loading of PC	
Low-Voltage ICSP Programming	

Μ

Master Clear (MCLR)	
MCLR Reset, Normal Operation	91, 93, 94
MCLR Reset, Sleep	
Operation and ESD Protection	
Memory Organization	9
Data Memory	
Program Memory	9
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB ICD 2 In-Circuit Debugger	
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	113
MPLAB ICE 4000 High-Performance	
Universal In-Circuit Emulator	

WWW.100Y.CO

WWW INNY.COM.TW

MPLAB Integrated Development
Environment Software 111
MPLAB PM3 Device Programmer 113
MPLINK Object Linker/
MPLIB Object Librarian 112
OW. COME TW
Opcode Field Descriptions 103
OPTION_REG Register 15
INTEDG Bit
PS2:PS0 Bits
PSA Bit 17
RBPU Bit17, 54
T0CS Bit 17
T0SE Bit 17
Oscillator Configuration
ECIO 33
EXTCLK
EXTRC
HS
INTIO1
INTIO2
INTRC
LP
RC
XT
Oscillator Control Register
Modifying IRCF Bits
Clock Transition Sequence
Oscillator Start-up Timer (OST)
Oscillator, WDT
P TW WWW. MOY.COM
Packaging Information
Marking 157

Packaging Information	
Marking	157
PCFG0 Bit	
PCFG1 Bit	
PCFG2 Bit	
PCFG3 Bit	
PCL Register	
PCLATH Register	13, 14, 15, 23
PCON Register	
POR Bit	
PICkit 1 Flash Starter Kit	115
PICSTART Plus Development	
Programmer	114
Pinout Descriptions	
PIC16F818/819	
Pointer, FSR	
POP	
POR. See Power-on Reset.	
PORTA	
Associated Register Summary	
Functions	
PORTA Register	
TRISA Register	
PORTA Register	



PORTB	Re
Associated Register Summary44	
Functions44	
PORTB Register	
Pull-up Enable (RBPU Bit) 17, 54	
RB0/INT Edge Select (INTEDG Bit) 17, 54	
RB0/INT Pin, External97	
RB7:RB4 Interrupt-on-Change97	
RB7:RB4 Interrupt-on-Change	
Enable (RBIE Bit)	
RB7:RB4 Interrupt-on-Change	
Flag (RBIF Bit)	
TRISB Register43	
PORTB Register	
Postscaler, WDT	
Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)17	
Power-Down Mode. See Sleep.	
Power-on Reset (POR)	
POR Status (POR Bit)22	
Power Control (PCON) Register	
Power-Down (PD Bit)91	
Time-out (TO Bit) 16, 91	
Power-up Timer (PWRT) 89, 92	
PR2 Register63	
Prescaler, Timer0	
Assignment (PSA Bit)17	
Rate Select (PS2:PS0 Bits)17	Re
PRO MATE II Universal Device Programmer 113	
Program Counter	
Reset Conditions	
Program Memory Interrupt Vector	
Interrupt Vector9	
Map and Stack	
PIC16F8189	
PIC16F8199	
Reset Vector9	Re
Program Verification100	RF
PUSH	RF
R TWW.100 COM.	S
R/W Bit 77	Sa

R

R/W Bit	77
RA0/AN0 Pin	7
RA1/AN1 Pin	7
RA2/AN2/VREF- Pin	7
RA3/AN3/VREF+ Pin	
RA4/AN4/T0CKI Pin	
RA5/MCLR/VPP Pin	
RA6/OSC2/CLKO Pin	7
RA7/OSC1/CLKI Pin	
RB0/INT Pin	
RB1/SDI/SDA Pin	
RB2/SDO/CCP1 Pin	
RB3/CCP1/PGM Pin	
RB4/ <u>SC</u> K/SCL Pin	
RB5/SS Pin	
RB6/T1OSO/T1CKI/PGC Pin	
RB7/T1OSI/PGD Pin	
RBIF Bit	
RCIO Oscillator Mode	
Receive Overflow Indicator Bit, SSPOV	73
Register File Map	
	11
PIC16F819	12

WWW.100X.CO

WW

TATEN 100Y.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Registers	
ADCON0 (A/D Control 0)	81
ADCON1 (A/D Control 1)	82
CCP1CON (Capture/Compare/	
PWM Control 1)	65
Configuration Word	
EECON1 (Data EEPROM Access	
Control 1)	26
Initialization Conditions (table)	
INTCON (Interrupt Control)	
OPTION_REG (Option)17	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt	
Request (Flag) 1)	20
PIR2 (Peripheral Interrupt	
Request (Flag) 2)	21
SCDCON (Supersonaus Carial	
Port Control 1)	73
CODOTAT (Ormaliana Carial	
Port Status)	72
Status	
T1CON (Timer1 Control)	57
T2CON (Timer2 Control)	64
Reset	9, 91
Brown-out Reset (BOR). See Brown-out Reset (BO	R).
MCLR Reset. See MCLR.	
Power-on Reset (POR). See Power-on Reset (POR	· · · · · ·
Reset Conditions for All Registers	
Reset Conditions for PCON Register	
Reset Conditions for Program Counter	
Reset Conditions for Status Register	93
WDT Reset. See Watchdog Timer (WDT).	
Revision History	
RP0 Bit	
RP1 Bit	10
Sox.COM TW WWW. 1001.	
Sales and Support	172

Sales and Support	172
SCL Clock	
Sleep	
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	
Special Event Trigger	
Special Features of the CPU	
Special Function Register Summary	
Special Function Registers	
SPI Mode	COMP.
Associated Registers	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Select	
SSP	
ACK	
I ² C	
I ² C Operation	
SSPADD Register	
SSPIF	
SSPOV	
SSPOV Bit	

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Synchronous Serial Port (SSP)71 Overview71 SPI Mode71 Synchronous Serial Port Interrupt20

Т

T1CKPS0 Bit	57
T1CKPS1 Bit	57
T1OSCEN Bit	57
T1SYNC Bit	57
T2CKPS0 Bit	
T2CKPS1 Bit	
Tad	
Time-out Sequence	
Timer0	
Associated Registers	
Clock Source Edge Select (T0SE Bit)	17
Clock Source Select (T0CS Bit)	
External Clock	
Interrupt	
Operation	
Overflow Enable (TMR0IE Bit)	
Overflow Flag (TMR0IF Bit)	
Overflow Interrupt	
Prescaler	
ТОСКІ	
Timer1	
Associated Registers	
Capacitor Selection	
Counter Operation	
Operation	57
Operation in Asynchronous Counter Mode	W.
Operation in Synchronized Counter Mode	
Counter Mode	
Operation in Timer Mode	
Oscillator	
Oscillator Layout Considerations	
Prescaler	
Resetting Register Pair (TMR1H, TMR1L)	
Resetting Using a CCP Trigger Output	
TMR1H	
TMR1LUse as a Real-Time Clock	
Timer2 Associated Registers	
Output Postscaler	
Prescaler	
Prescaler and Postscaler	
This Disease	
A/D Conversion	142
Brown-out Reset	
Capture/Compare/PWM (CCP1)	
CLKO and I/O	
External Clock	
	131

PIC16F818/819

I ² C Bus Data	•
I ² C Bus Start/Stop Bits	
I ² C Reception (7-Bit Address)	
I ² C Transmission (7-Bit Address)	
PWM Output 68	;
Reset, Watchdog Timer,	
Oscillator Start-up Timer and	
Power-up Timer	ł
Slow Rise Time (MCLR Tied to VDD	,
Through RC Network)	
SPI Master Mode 75	
SPI Master Mode (CKE = 0, SMP = 0) 136	
SPI Master Mode (CKE = 1, SMP = 1) 136	5
SPI Slave Mode (CKE = 0)75, 137	,
SPI Slave Mode (CKE = 1)	
Time-out Sequence on Power-up	
(MCLR Tied to VDD Through	
Pull-up Resistor)95	j
Time-out Sequence on Power-up (MCLR	
Tied to VDD Through RC Network): Case 1 95	,
Time-out Sequence on Power-up (MCLR	
Tied to VDD Through RC Network): Case 2 95	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge 58	
Wake-up from Sleep through Interrupt 100)
Timing Parameter Symbology 130)
Timing Requirements	
External Clock 131	
TMR0 Register	
TMR1CS Bit	
TMR1H Register 13	
TMR1L Register 13	;
TMR10N Bit 57	•
TMR2 Register	5
TMR2ON Bit	
TOUTPS0 Bit	
TOUTPS1 Bit 64	
TOUTPS2 Bit 64	
TOUTPS3 Bit 64	•
TRISA Register 14	ŀ
TRISB Register14, 15	
V.C. TW W 1001.C	
Vdd Pin	P
Vss Pin 8	;
WOYLCOMETRY WIN 100Y.CO	
Wake-up from Sleep)
Interrupts	
MCLR Reset	
WDT Reset	
Wake-up Using Interrupts	
Watchdog Timer (WDT)89, 98	
Associated Registers 98	
Enable (WDTEN Bit) 98	5
INTRC Oscillator	
Postscaler. See Postscaler, WDT.	
Programming Considerations	ľ
Time-out Period	
WDT Reset, Normal Operation91, 93, 94	
WDT Reset, Sleep91, 94	r.
WDT Wake-up93	5
WCOL	

Write Collision Detect Bit, WCOL73

WW 100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.

WWW.100Y.COM.

W.100X.COM.TW

WWW.100Y.CC

COM.TW

TTW 100Y.COM.TW

NOTES:

WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100

WW.100Y.COM.TW

WW.100Y.COM

WWW.10

COM.TW

WW.100Y.COM.TW

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

042003

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

To: Technical Publications Manager	Total Pages Sent
RE: Reader Response	
From: Name	WWW.100 I. CONCIL
Company	WT.1002.COM.IV
Address City / State / ZIP / Country	N 1902 CONLIN
Telephone: ()	
Application (optional):	FAX: ()
Would you like a reply?YN	LTW WWW. MODILOC MATT
	勝特力材料886-3-5753170
	nber: DS39598E 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-8329878'
Questions:	出行力电子(深圳) 80 755 8525878 Http://www.100y.com.tw
1. What are the best features of this document?	
W. LOW COM. THE WWW. LT	COM WWW.
WW.100 CONLEW WWW.LOW	COMPANY WWW. COMPANY
2. How does this document meet your hardware and so	oftware development needs?
CONT ANALY IN	WINDERCOM WWW.LOOMECOM
WALLOOD COMPANY AND	NONT CONT.
3. Do you find the organization of this document easy to	to follow? If not, why?
WILLOOK TW W	1001. OM.L M MAY 100 L COM. L
	WINDLE CONTRACTION OF COMPL
4. What additions to the document do you think would e	enhance the structure and subject?
WW 100Y.COMITH WW	COM CONTRACTOR COM
5 What deletions from the desument equild be made w	without offecting the everall upofulness?
5. What deletions from the document could be made w	
WWW.100X.COM	WHITE ONLY WWW. 100X.CO
6. Is there any incorrect or misleading information (what	at and where)?
	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW
WWW.LONCOM TW	WWW. 100Y.COM TW WWW 100Y
 How would you improve this document? 	WWW. MOY.COMMENTAL WWW.
WWW.IO W.COM.	
WWW.100 COM.	WWW.LOOK.COM. TW WWW.LO
TWW.100 V CONT	WWW.100Y.CON.TW WWW.1

WWW INNY.COM.TW

WWW.100Y.C

PIC16F818/819 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device	PIC16F818: Standard VDD range PIC16F818T: (Tape and Reel) PIC16LF818: Extended VDD range	WWW.100Y.COM.TW
Temperature Ra	nge - = 0°C to +70°C I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	WW.100Y.COM.TW
Package	P = PDIP SO = SOIC SS = SSOP ML = QFN	Note 1: F = CMOS Flash LF = Low-Power CMOS Flash 2: T = in tape and reel – SOIC, SSOP
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices.	packages only.
WWW 1002.CC		TW WWW.100 L.COM.TW
WW W.100 1.	CONTAN MAMMITTON COM	WWW.100Y.COM.T

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

COM.TW

WWW 100Y.COM.TW

WW.100Y.COM.TW