勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MC6809

8-Bit Microprocessing Unit

The MC6809 is a high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, re-entrancy, and modular programming.

This third-generation addition to the M6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any 8-bit microprocessor.

The MC6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

MC6800 COMPATIBLE

- Hardware Interfaces with All M6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators Can Be Concatenated To Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4 × E)
- DMA BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories

SOFTWARE FEATURES

- 10 Addressing Modes
 - 6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing:
 - 0-, 5-, 8-, or 16-Bit Constant Offsets
 - 8- or 16-Bit Accumulator Offsets
 - Auto Increment Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push Pull Any Registers or Any Set of Registers
- Load Effective Address

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA MICROPROCESSOR DATA

3-1363

<u>る</u>

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	V
Input Voltage	Vin	-0.3 to $+7.0$	V
Operating Temperature Range MC6809, MC68A09, MC68B09 MC6809C, MC68A09C, MC68B09C	TA	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	HJA N		c w
Cerdip		60	
Plastic	100 2	100	1

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage levels (e.g., either VSS or VCC).

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{.1} = T_A + (P_D \cdot \theta_{.1A})$$

where:

 T_A Ambient Temperature, °C

 θ JA = Package Thermal Resistance, Junction-to-Ambient, CW

 P_D = PINT + PPORT

PINT

= I_{CC} V_{CC}, Watts — Chip Internal Power = Port Power Dissipation, Watts — User Determined **PPORT**

For most applications $P_{ORT} < P_{INT}$ and can be neglected. P_{ORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J - 273 ^{\circ}C)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273 \cdot C) + 0 JA \cdot P_D^2$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.


ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 V ±5%, V_{SS}=0, T_A=T_L to T_H unless otherwise noted

Characteristic	MM. COL	Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH VIHR	V _{SS} +2.0 V _{SS} +4.0	-	Vcc Vcc	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} - 0.3	7.	V _{SS} +08	V
Input Leakage Current (Vin = 0 to 5.25 V, V _{CC} = max)	Logic	lin	N -	4	2.5	μА
dc Output High Voltage ($I_{Load} = -205 \mu A$, $V_{CC} = min$) ($I_{Load} = -145 \mu A$, $V_{CC} = min$) ($I_{Load} = -100 \mu A$, $V_{CC} = min$)	D0-D7 A0-A15, R/W, Q, E BA, BS	Vон	VSS+2.4 VSS+2.4 VSS+2.4	- - -	1277 1277	.100
dc Output Low Voltage { Load = 2.0 mA, VCC = min}	MAN. 100	VOL	CN.	-	V _{SS} + 0.5	V
Internal Power Dissipation (Measured at TA = 0°C in	Steady State Operation)	PINT	1. 7	_	1.0	W
Capacitance * (V _{in} = 0, T _A = 25°C, f= 1.0 MHz)	D0-D7, RESET Logic Inputs, EXTAL, XTAL	C _{In}	MTW	10 10	15 15	pF
Mar 100x	A0-A15, R/W, BA, BS	Cout	- N -		15	pF
Frequency of Operation (Crystal or External Input)	MC6809 MC68A09 MC68B09	fXTAL	0.4 0.4 0.4	N_ 	4 6 8	MHz
Hi-Z (Off State) Input Current (Vin = 0.4 to 2.4 V, VCC = max)	D0-D7 A0-A15, R/₩	ITSI	COMI	2.0	10 100	μА

^{*}Capacitances are periodically tested rather than 100% tested

MOTOROLA MICROPROCESSOR DATA

FIGURE 1 - BUS TIMING



BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

Ident.	Characteristics	01.4	MC	6809	MC6	8A09	MC	8B09	Unit
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Offic
17	Cycle Time (See Note 5)	tcyc	1.0	10	0.667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	430	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	15500	280	15700	220	15700	ns
4	Clock Rise and Fall Time	tr, tf	_	25		25	$\alpha + 3$	20	ns
5	Pulse Width, Q High	PWQH	430	5000	280	5000	210	5000	ns
6	Pulse Width, Q Low	PWQL	450	15500	280	15700	220	15700	ns
7	Delay Time, E to Q Rise	tAVS	200	250	130	165	80	125	ns
9	Address Hold Time* (See Note 4)	tAH	20	T -	20	-	20	1.70	ns
10	BA, BS, R/W, and Address Valid Time to Q Rise	tAQ	50	-	25	-1	15	-	ns
17	Read Data Setup Time	tDSR	- 80	_	60	-	40	4-7	ns
18	Read Data Hold Time*	†DHR	10	10V-	10		10	-	ns
20	Data Delay Time from Q	tDDQ	17-2	200	-	140	-	110	ns
21	Write Data Hold Time*	tDHW	30	72/	30		30	N =	ns
29	Usable Access Time (See Note 3)	tACC	695	-	440	[-	330		ns
MA	Processor Control Setup Time (MRDY, Interrupts, DMA/BREQ, HALT, RESET) (Figures 6, 8, 9, 10, 12, and 13)		200	F	140	-	110	7	ns
	Crystal Oscillator Start Time (Figures 6 and 7)	tRC	OP.	100	W-	100	-<	100	ms
MA.	Processor Control Rise and Fall Time (Figures 6 and 8)	tPCr. tPCf	. = (100	-	100	-	100	ns

^{*}Address and data hold times are periodically tested rather than 100% tested

NOTES:

- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by: 1 4 7 max + 10 17.
- 4. Hold time (9) for BA and BS is not specified.
- 5. Maximum t_{CVC} during MRDY or \overline{DMA} \overline{BREQ} is 16 μs .
- MC6809 1.0 MHz, MC68A09 1.5 MHz, MC68B09 2.0 MHz.

MOTOROLA MICROPROCESSOR DATA

3-1365

FIGURE 2 - MC6809 EXPANDED BLOCK DIAGRAM





FIGURE 3 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS 130 pF for D0-D7, E, Q 90 pF for A0-A15, R/W R = 11.7 kΩ for D0-D7 16.5 kΩ for A0-A15, E, Q, R/W 24 kΩ for BA, BS

PROGRAMMING MODEL

As shown in Figure 4, the MC6809 adds three registers to the set available in the MC6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the MC6809 serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during processor reset.

MOTOROLA MICROPROCESSOR DATA

FIGURE 4 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U,S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the MC6809 point to the top of the stack, in contrast to the MC6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the MC6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 5.*

FIGURE 5 - CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

CARRY FLAG (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

OVERFLOW FLAG (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

ZERO FLAG (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

MOTOROLA MICROPROCESSOR DATA

3-1367

NEGATIVE FLAG (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos-complement result will leave N set to a one.

IRQ MASK (I)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RESET, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

HALF CARRY (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

FIRQ MASK (F)

Bit 6 is the FIRO mask bit. The processor will not recognize interrupts from the FIRO line if this bit is a one. NMI, FIRO, SWI, and RESET all set F to a one. IRO, SWI2, and SWI3 do not affect F.

ENTIRE FLAG (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is $\pm 5.0 \text{ V} \pm 5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF16. R/W = 1, and BS = 0; this is a "dummy access" or VMA cycle. Addresses are valid on the rising edge of Q. All address bus drivers are made high impedance when output bus available (BA) is high. Each pin will drive one Schottky TTL load or four LSTTL loads, and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. R/\overline{W} is valid on the rising edge of Ω .

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when interrpt acknowledge is true, (BA®BS = 1). During initial power on, the RESET line should be held low until the clock oscillator is fully operational. See Figure 7.

Because the RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external real-time requests (FIRO, IRO) although DMA BREQ will allways be accepted, and NMI or RESET will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not runnig, (RESET, DMA BREQ), a halted state (BA•BS = 1) can be achieved by pulling HALT low while RESET is still low. If DMA BREQ and HALT are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted See Figure 8.


BUS AVAILABLE, BUS STATUS (BA, BS)


The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, a dead cycle will elapse before the MPU acquires the bus.

The bus status output signal, when decoded with BA. represents the MPU state (valid with leading edge of Q).

MPU State		MPU State Definition
ВА	88	IN O State Bollation
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
100	0	Sync Acknowledge
1	VIC	Halt or Bus Grant Acknowledge


MOTOROLA MICROPROCESSOR DATA






NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.


Y1	Cin	Cout
8 MHz	18 pF	18 pF
6 MHz	20 pF	20 pF
4 MHz	24 pF	24 pF






	North et Ciyetal Fatalitetors								
-1 CO	3.58 MHz	4.00 MHz	6.0 MHz	8.0 MHz					
RS	60 Ω	50 Ω	30-50 Ω	20-40 ₪					
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF					
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF					
Q	>40 k	>30 k	> 20 k	> 20 k					

All parameters are 10% NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used



MOTOROLA MICROPROCESSOR DATA

FIGURE 8 — HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

INTERRUPT ACKNOWLEDGE is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

SYNC ACKNOWLEDGE is indicated while the MPU is waiting for external synchronization on an interrupt line.

HALT/BUS GRANT is true when the MC6809 is in a halt or bus grant condition.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

	Map For ocations	Interrupt Vector Description
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRŌ
FFF6	FFF7	FIRO
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable

interrupt cannot be inhibited by the program. It also has a higher priority than \overline{FIRQ} , \overline{IRQ} , or software interrupts. During recognition of an \overline{NM} , the entire machine state is saved on the hardware stack. After reset, an \overline{NM} will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of \overline{NM} low must be at least one E cycle. If the \overline{NM} input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

FAST-INTERRUPT REQUEST (FIRQ)


A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ($\overline{\text{IRO}}$), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since $\overline{\text{IRO}}$ stacks the entire machine state, it provides a slower response to interrupts than $\overline{\text{FIRO}}$. $\overline{\text{IRO}}$ also has a lower priority than $\overline{\text{FIRO}}$. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.


MOTOROLA MICROPROCESSOR DATA

^{*}NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge.



WWW.100





unless otherwise specified. Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic $^{\circ}$ E clock shown for reference only. NOTE: \

MOTOROLA MICROPROCESSOR DATA 3-1373

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

E, Q

E is similar to the MC6800 bus timing signal phase 2; Q is a quadrature clock signal which leads E. Q has no parrallel on the MC6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Figure 11.

MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of quarter (½) bus cycles, thus allowing interface to slow memories, as shown in Figure 12(a). During non-valid memory access (VMA cycles), MRDY has no effect on stretching E and Q, this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

DMA/BREO

The DMA/BREO input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge $\overline{DMA/BREQ}$ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if $\overline{DMA/BREQ}$ is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin low on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.


False memory accesses may be prevented during any dead cycles by developing a system DMAVMA signal which is LOW in any cycle when BA has changed.

When BA goes low (either as a result of DMA BREQ HIGH or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory to allow transfer of bus mastership without contention

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence Software instructions that alter normal MPU operation are SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt, HALT, or DMA BREQ can also alter the normal execution of instructions. Figure 15 is the flowchart for the MC6809.

FIGURE 11 - E/Q RELATIONSHIP




NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified

MOTOROLA MICROPROCESSOR DATA


WWW.100Y

WWW.100

WWW.100Y.COM.TW



WWW.100Y.COM.TW



MOTOROLA MICROPROCESSOR DATA 3-1375

Printed from www.freetradezone.com, a service of Partminer, Inc.
This Material Convergetod Provided Pr This Material Copyrighted By Its Respective Manufacturer

FIGURE 13 - TYPICAL DMA TIMING (<14 CYCLES)





FIGURE 14 - AUTO-REFRESH DMA TIMING (>14 CYCLES) (REVERSE CYCLE STEALING)




^{*}DMAVMA is a signal which is developed externally, but is a system requirement for DMA. Refer to Application Note AN-820

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

MOTOROLA MICROPROCESSOR DATA

3-1376

WWW.100



ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any microcomputer. For example, the MC6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809:

Inherent (Includes Accumulator)

Immediate

Extended

Extended Indirect

Direct

Register

Indexed

Zero-Offset Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Relative

Short/Long Relative Branching

Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The MC6809 uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

NOTE

signifies immediate addressing; \$ signifies hexade cimal value.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT STX MOUSE LDD

EXTENDED INDIRECT - As in the special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

> LDA [CAT] [\$FFFE] IDX STU [DOG]

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the MC6809 is compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30

SETDP \$10 (assembler directive)

LDB \$1030

< CAT LDD

NOTE

is an assembler directive which forces direct addressing

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing

> TFR Transfers X into Y X. Y EXG A, B Exchanges A with B **PSHS** Push Y, X, B and A onto S A. B. X. Y **PULU** X, Y, D Pull D, X, and Y from U

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

MOTOROLA MICROPROCESSOR DATA

FIGURE 16 — INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

		Posti	yte F	Regist	ter Bi	t 1	JV.	Indexed
7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
1	R	R	i	0	0	0	.1	,R++
de	R	R	0	0	0	1	0	, – R
-1	R	R	-	0	0	_1<	1	, = = R
1.	R	R	i	0	<1Ü	0	0	EA = ,R +0 Offset
1	R	R	i	0	1	0	<1.	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offse
1	R	R	i	1	0	0	0	EA = ,R +8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	Ŕ	i	1	0	1	1	EA = R + D Offset
1	×	х	(ii	1	1	0	0	EA = ,PC +8 Bit Offset
1	×	х	i i	. 1	1	0	1	EA = ,PC + 16 Bit Offse
1	R	R	<10	1	1	1	√1	EA = [,Address]
		W.		N			V	— Addressing Mode Field Indirect Field (Sign bit when b7 = 0)
	Oon't		M.	TV	I.			Register Field: RR 00 = X 01 = Y
			direct					10 = U 11 = S

ZERO-OFFSET INDEXED—In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O, X LDA ,S

CONSTANT OFFSET INDEXED — In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

5-bit (-16 to -15)

8-bit (-128 to +128)

16-bit (- 32768 to + 32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be cocerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X

LDX -2,S

LDY 300,X

LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

M.F. STODE		Non In	direct	(X)		Indirect			
Туре	Forms	Assembler Form	Postbyte Opcode	<u>+</u>	+	Assembler Form	Postbyte Opcode	±	+
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnnn	1	0	defaults	to 8-bit		c 7
W VI	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
3V.100 - 00	16-Bit Offset	n, R	1RR01001	4	2	1 [n, R]	1RR11001	7	2
Accumulator Offset From R (2s Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	7.4	0	[B, R]	1RR10101	4	O
WWW.C.	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	ment/Decrement R Increment By 1 ,R+ 1RR00000 2 0 no		not a	not allowed					
WIN W.	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
11 100 2.	Decrement By 1	, – R	1RR00010	2	0	not allowed		W	\mathbb{F}
TIN W.	Decrement By 2	,R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	$\sim 1^{\circ}$	1	[n, PCR]	1xx11100	4	1
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	7	VI J.Do.	_	-	[n]	10011111	5	2

R = X, Y, U, or S x = Don't Care

1 = Indirect

RR: 00 = X 01 = Y

10 = U 11 = S

tand tindicate the number of additional cycles and bytes for the particular variation.

MOTOROLA MICROPROCESSOR DATA

3-1379

ACCUMULATOR-OFFSET INDEXED — This mode is similar to constant offset indexed except that the twoscomplement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B,Y LDX D,Y LEAX B,X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. i The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,-S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++ (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

0-temp calculate the EA; temp is a holding register

X+2-X perform auto increment

X-(temp) do store operation

INDEXED INDIRECT — All of the indexing modes, with the exception of auto increment/decrement by one or a ±4-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution
A = XX (don't care)
X = \$F000
\$0100 LDA [\$10,X] EA is now \$F010
\$F010 \$F1 . \$F150 is now the new EA

\$F150 \$AA
After Execution
A = \$AA Actual Data Loaded
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by one indirect). Some examples of indexed indirect are:

LDA [,X] LDD [10,S] LDA [B,Y] LDD [,X++]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

BFO CAT (short) BGT DOG (short) CAT RAT LBEQ (long) DOG LBGT RABBIT (long) NOP RABBIT NOP

PROGRAM COUNTER RELATIVE — The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

MOTOROLA MICROPROCESSOR DATA

INSTRUCTION SET

The instruction set of the MC6809 is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the MC6809, any register may be transferred to or exchanged with another or like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4-7 of post byte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

Transfer/Exchange Postbyte

Source	Destination						
Register Field							
0000 = D (A:B)	1000 = A						
0001 = X	1001 = B						
0010 = Y	1010 = CCR						
0011 = U	1011 = DPR						
0100 = S							
0101 = PC							

NOTE

All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+ (any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b)

1. b → temp (calculate the EA)

2. b+1→ b (modify b, postincrement)

3. temp - a (load a)

LEAa , − b

1. b − 1 → temp

(calculate EA with predecrement)

2. b−1→b (modify b, predecrement)

3. temp→ a (load a)

TABLE 3 - LEA EXAMPLES

TABLE O ELIT DOMINI ELO							
Operation	Comment						
X + 10 - X	Adds 5-Bit Constant 10 to X						
X + 500 → X	Adds 16-Bit Constant 500 to X						
Y + A → Y	Adds 8-Bit A Accumulator to Y						
$Y + D \rightarrow Y$	Adds 16-Bit D Accumulator to Y						
U − 10 → U	Substracts 10 from U						
S - 10 → S	Used to Reserve Area on Stack						
S + 10 - S	Used to 'Clean Up' Stack						
S + 5 - X	Transfers As Well As Adds						
	X + 10 - X X + 500 - X Y + A - Y Y + D - Y U - 10 - U S - 10 - S S + 10 - S						

MOTOROLA MICROPROCESSOR DATA

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X+ does not change X; however, LEAX, -X does decrement; LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multiple-precision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The MC6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 18 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on the MC6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION

The MC6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 18) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. \overline{VMA} is an indication of FFFF16 on the address bus, $R/\overline{W}=1$ and BS=0. The following examples illustrate the use of the chart.

Example 1: LBSR (Branch Taken) Before Execution SP = F000

		Mor.	
		ON COS	
		00	
\$8000		LBSR CAT	
		190 5	
		· CO	
		· 100 J.	
\$A000	CAT	Not at C	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	(1)	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	10	Offset Low Byte
4	FFFF	*	1 1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	A000	*	10	Computed Branch Address
7	FFFF	* \	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
ļ		-1	$\langle N \rangle$	Return Address
9	EFFE <	03	0	Stack Low Order Byte of
1		1	- 1	Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
70000	DLC	77000

•

\$A8000 \$80

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7~	A000	7F	0	Store the Decremented Data

^{*}The data bus has the data at that particular address

INSTRUCTION SET TABLES

The instructions of the MC6809 have been broken down into five different categories. They are as follows:

8-bit operation (Table 4)

16-bit operation (Table 5) Index register/stack pointer instructions (Table 6)


Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9.


PROGRAMMING AID

Figure 19 contains a compilation of data that will assist in programming the MC6809.

MOTOROLA MICROPROCESSOR DATA



WWW.100Y.COM.TW FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 5)



3-1384


Printed from www.freetradezone.com, a service of Partminer, This Material Copyrighted By Its Respective Manufacturer

MY.COM.TW

WWW.100Y.COM.T

WWW.100

WWW.100Y.COM.TW




MOTOROLA MICROPROCESSOR DATA

3-1385

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

MY.COM.TW

WWW.100Y.COM.TW



WWW.100Y.COM.TW

ooy.COM.TW

WWW.100

3-1386

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer


ooy.com.TW

WWW.100Y.COM.TW

WWW.100Y

WWW.100

WWW.100Y.COM.TW



MOTOROLA MICROPROCESSOR DATA

WWW.100Y.COM.TW

M.COM.TW


3-1387

NW.100Y.COM.T Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

v.com.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW FIGURE 18 — CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 5)



WWW.100Y.COM.TW

MOTOROLA MICROPROCESSOR DATA

IWW.100Y.COM.TW

WWW.100Y

WWW.100

3-1388

WWW.100Y.COM.TW

WWW.100X

WWW.100

WWW.100Y.COM.TW W.100Y.COM.TW TABLE 4 — 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

TABLE 5 -	16-BIT ACCUMULATOR AND MEMORY INSTRUCTION	NS
NI COL	at Maria and Comment	
Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	,
EXG D, R	Exchange D with X, Y, S, U, or PC	
LDD	Load D accumulator from memory	. 4
SEX	Sign Extend B accumulator into A accumulator	N
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	177
TFR D, R	Transfer D to X, Y, S, U, or PC	
TFR R, D	Transfer X, Y, S, U, or PC to D	-37

NOTE: D may be pushed (pulled) to stack with either PSHS, PSHU (PULS, PULUI instructions. WWW.100Y.COM.TW WWW.100Y.CO

MOTOROLA MICROPROCESSOR DATA

TWW.100Y.COM.TW

3-1389

 $_{\rm Y.COM.TW}$

EWW.100Y.COM.TW

WWW.100Y.COM.TW

TARLE & _	INDEX REGISTER/STACK POINTER INSTRUCTIONS
Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, X, U, or PC with D, X Y, S, U, or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U, or PC
ABX	Add B accumulator to X (unsigned)

	TABLE 7 - BRANCH INSTRUCTIONS
Instruction	Description
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
- 41	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2s complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC, LBVC	Branch if valid 2s complement result
BLT, LBLT	Branch if less than (signed)
»	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
AN. 1	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

	NAME OF TAXABLE PARTY.
	n code register n code register, then wait for interru
IOP No operation	1 code register, then want for interru
ORCC OR condition	code register
MP Jump	11/11
SR Jump to subro	outine
TI Return from in	terrupt
TS Return from s	ubroutine
WI, SWI2, SWI3 Software inter	rupt (absolute indirect)
YNC Synchronize w	vith interrupt line

MOTOROLA MICROPROCESSOR DATA

100Y.COM.TV

WWW.100Y W.100

WWW.100

WWW.100

WWW.100Y.COM.TW TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

OP	Mnem	Mode	~		OP	Mnem	Mode	~ <	1	OP	Mnem	Mode	~	
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	N	-10	10 7.	31	LEAY	A	4+	2+	61	- 0M-1	ĭ A		
02	.1		0.2	=7	32	LEAS	J	4+	2+	62	KI CU	N I		
03	СОМ	10 11	6	2	33	LEAU	Indexed	4+	2+	63	сом		6+	2+
04	LSR	1 1	6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	* 1	-31 N		- 01	35	PULS	Immed	5+	2	65			1	-
06	ROR	Mal.	6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
07	ASR	1-87	6	2	37	PULU	Immed	5+	2	67	ASR	N.	6+	2+
08	ASL, LSL		6	2	38	*	-	3.	-	68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	Inherent	5	150	69	ROL	1	6+	2+
0A	DEC	KX	6	2	3A	ABX	Millerent	3		6A	DEC		6+	2+
OB	*		0	411	3B	RTI	1 T	6/15	i J	6B	DEC .	11-1-	0.7	4
			40	Mar		7 ()) -				6C	INC	1	6+	2+
OC	INC		6	2	3C	CWAI	Inharar*	≥20 11	2	6D	TST	1.10	6+	2+
OD	TST		6	2	3D	MUL	Inherent	l ''	1				1 -1	
OE	JMP	♥	3	2	3E			٠,	1.1	6E	JMP	1	3+	2+
0F	CLR	Direct	6	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
10	Page 2	_	-17	1/1/	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	_			41	J¥ ~ ~ ~ W	A			71				-1
12	NOP	Inherent	2	1	42	**** CO **	- N			72	N		LT	
13	SYNC	Inherent		1	43	COMA	1.7	2	1	73	сом	100	7	3
14	*********	-1	ļ - · .		44	LSRA	7.	2	1	74	LSR	f CO's	17	3
15					45			N		75	1100		N.	1.4.
16	LBRA	Relative	5	3	46	RORA	1/17-	2	1	76	ROR	Lac	7	3
17	LBSR	Relative		3	47	ASRA		2	1	77	ASR	W.V	17	3
18	*	1,Clative	ľ	9	48	ASLA, LSLA	70 (1)	2	1	78	ASL, LSL	4	7	3
19	DAA	Inherent	2	1	49	ROLA	A D PA	2	1	79	ROL		7	3
1A	ORCC		3	2	43 4A	DECA	1 1	2	ì	7A	DEC	10 7	7	3
1B	*	Immed	٥	4	4B	*	YOU'L	_		7B	DEC	1 (ľ()	3
			ا ا	2	4C			2	1	7C	INC	LOOK!	7	3
1C	ANDCC	Immed	3			INCA			1	7D	TST	100	4	3
1D	SEX	Inherent	2	1	4D	TSTA	$\tau C \Psi^{\nu}$	2	< XI				4	3
1E	EXG	Immed	8	2	4E	CL DA 2 4 00)	V	2		7E 7F	JMP	Extended		3
1F	TFR	Immed	6	2	4F	CLRA	Inherent	2	1	/F	CLR	Extended	10	3
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	A °	3	2	51		A	Dian		81	CMPA	A	2	2
22	вні		3	2	52	A	WALL			82	SBCA	-140	2	2
23	BLS	1001	3	2	53	СОМВ	JIV C	2	1	83	SUBD	Win	4	3
24	BHS, BCC	COL	3	2	54	LSRB	LAVA	2	1.0	84	ANDA		2	2
25	BLO, BCS	- N	3	2	55	•	100 L.		M.	85	BITA	LxXIA	2	2
26	BNE		3	21	56	RORB	1 47	2	1	86	LDA	IN AL.	2	2
27	BEQ		3 1	2	57	ASRB	FUOL	2	1	87	•	1	101	1 2 1
28	BVC		3	2	58	ASLB, LSLB	To	2	1	88	EORA	KIN	2	2
29	BVS	W.CO	3	2	59	ROLB	1 40	2	1	89	ADCA	1 7 1	2	2
2A	BPL 1	O P	3	2	5A	DECB	1 100	2	1	8A	ORA	111	2	2
2B	ВМІ	1 ×7 (*U	3	2	5B	*	Miss.	V (\mathcal{M}_{λ}	8B	ADDA		2	2
2C	BGE	UNX.	3	2	5C	INCB	1 1 1 1	2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB	IN.P	2	10	8D	BSR	Relative	7	2
						****	$\mathbf{T}^{-}\mathbf{J}_{AA}$	M	~			J. 101 4 .	1 '	
		Relative				CLRB	Inherent	2	1.4		*		M	. 70
		, icidiive		7.	200	32	1	1	للبا	J			N Y	الجبا
2E 2F LEGE	BGT BLE ND:	Relative	3	2 2	5E 5F	* CLRB	Inherent	2		8E 8F	LDX	Immed	3	30

WWW.100Y.COM.TW

MOTOROLA MICROPROCESSOR DATA 3-1391

WWW.100Y.COM.TW ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)

[#] Number of program bytes

WWW.100Y.COM.TW * Denotes unused opcode

WWW.100Y.COM.TW TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

95 BITA 4 2 C5 BITB Immed 2 2 1022 LBH	OP	Mnem	Mode	12.	·,	OP	Mnem	Mode	~	1	OP	Mnem	Mode		L
92 SBCA 93 SUBD 94 ANDA 96 BITA 4 2 CA ANDB 97 STA 4 2 CB BITA 98 EORA 99 ADCA 99 ADCA 99 ADCA 99 ADCA 98 EORA 4 2 CB 99 ADCA 99 ADCA 98 EORA 98 ADDA 4 2 CB 99 ADCA 99 ADCA 99 ADCA 90 ADCB 99 ADCA 90 CMPX 90 DISR 90 DISR 90 ADCA 90 DISR 90 ADCA 90 DISR 90 ADCA 90 CMPX 91 CMPX 92 LDX 94 EDX 95 STX 0 DIRect 96 EDX 97 STA 0 CMPA 98 EORA 99 ADCA 90 DISR 90 ADCA 90 DISR 90 ADCB 90 DISR 90 DI			Direct	1 '				Immed			Z.CV	Page 2 s	and 3 Machine		
93 SUBD 94 ANDA 94 4 2 C4 ANDB 96 BITA 4 2 C5 BITB Immed 2 2 2 1022 LBRI Relative E 97 STA 98 EORA 99 ADCA 4 2 C6 LDB Immed 2 2 2 1025 LBCS LBLO 99 ADCA 99 ADCA 90 ADCB 99 ADCA 90 ADCB 90 ADCA 90 ADCB 90 ADCA 91 CMPX 96 LDX 97 STX 98 EORA 98 ADDA 98 ADDA 99 ADCA 90 ADCB 90 ADCB 90 ADCB 91 ADCB 92 ADCB 93 ADCA 94 2 C6 ADDB 94 ADCB 95 ADCB 96 LDX 97 T2 CCD 97 ADCB 98 ADCB 99 ADCA 4 2 C6 ADDB 2 2 2 1025 LBCS LBLO 1024 LBRIS, LBCC 1025 LBCS LBCO 1026 LBCS 1027 LBEQ 1027 LBEQ 1028 LBVC 1029 L			- 1	4	2	-m. (%)		1 T						,	
94 ANDA 95 BITA 4 2 C5 BITB 1	93	SUBD	M.A.L.	6									N		_
98 LDA 4 2 C6 LDB Immed 2 2 1023 LBLS LBC E8 E8 E8 E8 E8 E8 E8 E			1 1	10.00		C4	ANDB	1	2		1021	LBRN	Relative	5	
97 STA			AN WY										★	5(6)	
## BE GRA 4 2 CB CORB CB CB CB CB CB CB CB							LDB	Immed	2	2				5(6)	
98 ADCA 9A ORA 9B ADCA 9B ADCA 9B ADCA 9B ADCA 9B ADCA 9B ADCB 9B ADDA 4 2 CB ADDB 2 2 2 1028 LBVC 1028 LBVC 1029 LBVS 1029 LBVS 1029 LBVS 1029 LBVS 1020 LBGC 1020 LBCC 1020 LB								↑	SN	44.			VV	5(6)	
98 ORA 98 ADDA 98 ADDA 98 ADDA 99 BADDA 99 BADDA 99 BADDA 90 CMPX 90 JSR 97 7 2 CD 100 100 100 100 100 100 100 100 100 100													7	5(6)	
## ADDA ## 2 CB ADDB			- 1										_XXI	5(6)	
9C CMPX 9D JSR 9C LDX 9F STX Direct 5 2 CE LDU Direct 5 2 CE LDU Direct 6 2 CC CF 9F LDV 102A LBPL 102C LBGE 102D LBUT 102D LBUT 102C LBGE 102D LBUT 102C LBGE 102D LBUT 102C LBGE 102D LBUT 102D LB			1/1 // //	1 '										5(6) 5(6)	
99 JSR 99 LDX 99 LDX 99 LDX 99 STX Direct 5 2 CE 5 2 CF • LDU 100 limmed 3 3 3 102A 102A 102B 103B 103C 103C 103B 103C 103B 103C 103B 103C 103B 103C 103B 103C 103B 103C 103C 103B 103C 103C 103B 103C 103C 103C 103B 103C 103C 103C 103C 103C 103C 103C 103C													-4161	5(6)	
9F STX							*			9				5(6)	
## STX				5	2		LDU	immed	3	3			NT.	5(6)	
A0 SUBA A1 CMPA A1 CMPA A2 SBCA A2 SBCA A4 + 2+ D2 SBCB A4 ADDD A4 ANDD A5 BITA A6 LDX A7 STA A8 DDA A6 A+ 2+ D8 A9 ADCA AA ADDA A6 A+ 2+ D8 AB ADDA A6 CMPX A7 STX AB ADDA A6 CMPX A7 STX AB ADDA A6 CMPX A6 CMPX A6 SBCA A6 CDA A7 STX A6 CMPX A6 CDA A6 CDA A7 STX A6 CMPX A6 CDA A6 CDA A7 STX A6 CMPX A6 CDA A6 CDA A7 STA A8 CDA A7 STA A8 CDA A6 CDA A7 STA A8 CDA A8 CDA A8 CDA A7 STA A8 CDA A8 CDA A8 CDA A9 ADCA A9 ADCA A9 ADCB A9			Direct	5	2	- 4.			T 4	M	•		W	5(6)	
A0 SUBA A1 CMPA A1 CMPA A2 SBCA A3 SUBD A4 ANDA A4 ANDA A4 ANDA A6 LDA A7 STA A9 ADCA A9 ADCA A9 ADCA A9 ADCA A9 ADCA A8 ADDA A6 LDX A7 STX B0 SUBA B1 CMPX B1 Indexed B1 CMPA B1 CMPA B1 CMPA B1 CMPA B1 CMPA B1 CMPB B1 A B1 CMPA B1 CMPA B2 SBCB B1 A B3 SUBD B3 SUBD B4 SCBCB B1 CMPA B3 SUBD B4 SCBCB B1 CMPA B5 STX B1 CMPB B1 CMPA B5 SBCB B1 CMPA B5 SBCB B1 CMPB B1 CM				+	3 14				 i	_			11/1.	5(6)	
A2 SBCA A2 SBCA A3 SUBD A4 + 2+ D2 SBCB A4	A0	SUBA	Indexed	4+	2+			Direct					V	5(6)	
A2 SBCA 4+ 2+ D3 ADDD 6 2 103F SWI2 Inherent Immed ADDD ANDB 6 2 1083 CMPD Immed ADDD ANDB A 2 1093 CMPD Immed ADDD ANDB ADCA A+ 2+ D8 EORB A 2 1093 CMPD Direct ADDD ADCA A+ 2+ D8 EORB A 2 1093 CMPD Direct ADDD ADD			 					1 1			102F	LBLE	Relative	5(6)	
A4 ANDA A4 ANDA A5 BITA A6 LDA A7 STA A6 LDA A7 STA A8 EORA A8 EORA A9 ADCA A9 ADCA A0 ANDB A0 ANDB A1 CMPY A1 CP A1 CMPY A1 C													Inherent	20	1
AA ANDA A5 BITA A6 LDA A6 LDA A7 STA A6 LDA A7 STA A8 EORA A7 STA A8 EORA A9 ADCA A9 ADCA AA ORA AB ADDA A6 LDX A7 STX B0 SUBA B1 CMPA B2 SBCA B1 CMPA B2 SBCA B1 CMPA B2 SBCA B3 SUBD B1 CMPA B3 SUBD B1 CMPA B5 BITA B6 LDX B7 STA B6 LDA B7 STA B6 LDB B1 CMPA B6 LDB B1 CMPA B7 STA B6 LDB B1 CMPB B6 LDB B1 CMPB B7 STA B6 LDB B1 CMPB B6 LDB B1 CMPB B6 LDB B1 CMPB B6 LDB B1 CMPB B6 LDB B7 STA B6 LDB B1 CMPB B6 LDB B7 STA B6 LDB B7 STB B8 ADDB B9 ADCA B9 ADCB B1 Indexed B1 CMPA B6 SB CMPB B7 STA B6 LDB B7 STB B7 S			1 1	10.4	_			IM					Immed	5	
A6 LDA A7 STA A8 EORA A7 STA A8 EORA A8 EORA A9 ADCA A9 ADCA AA ORA AB ADDA A6 LDV AB ADDB A7 STA B0 SUBA B1 CMPA B2 SBCA B3 SUBD B3 SUBA B1 CMPA B2 SBCA B3 SBB B1 A B3 SUBD B4 ADDB B4 ADDB B5 B1TA B6 LDB B7 STB B7 STB B8 ADDB B8 ADDB B9 ADCB B1 CMPA B1 CMPA B2 SBCA B3 SUBD B3 SUBA B5 B1TA B6 LDB B7 STA B6 LDB B7 STB B7 STB B7 STB B8 ADDB B8 ADDB B9 ADCB B1 CMPA B6 LDB B7 STV B1 CMPB B6 LDB B7 STV B1 CMPB B6 LDB B7 STB B7 STB B7 STB B8 ADDB B8 ADDB B9 ADCB B1 CMPB B4 CPR B1 CMPB B2 SBCA B3 SUBD B4 ANDB B4 CPR B4 CPR B5 STV B1 CMPB B6 LDB B7 STB B6 LDB B7 STB B6 LDB B7 STB B6 LDB B7 STB B7 STB B8 CORB B8 EORA B9 ADCA B9 ADCB B9 A			1 1					- 41					COM	5	s.
A7 STA A8 EORA A8 EORA A8 EORA A9 ADCA A4 + 2+ B7 B8 EORB A9 ADCB A9 A														4	1
A8 EORA A8 EORA A9 ADCA A9 ADCA AA ORA A				1 '				7.	4				Direct	7	
A9 ADCA A9 ADCA AA9 ADCA AA0 ORA AA0 ORA AB ADDA AB ADDB AB AD								W.	4	2			1	7	Y
AA ORA AB ADDA AB ADDA AB ADDA AC CMPX AC CMPX AD JSR AF STX Indexed 5 2 10AE LDY AF STX Indexed 5 2 10AE LDY AF STX Indexed 5 3 E1 CMPB ADDB B1 CMPA B2 SBCA B3 SUBD B3 SUBD B4 ANDA B5 3 E2 SBCB B4 ANDB B6 LDA B7 ST3 B1TA B6 LDA B7 ST3 B1TA B6 LDA B7 ST3 B1TA B6 LDA B7 STA B6 LDA B7 STA B6 LDA B7 STA B7 STB B8 SUBD B9 ADCA B9 ADCB B9 ADCB B9 ADCB B9 ADCB B9 ADCB B8 STB B9 ADCB B9 ADCB B9 ADCB B8 STB B1 STB								V/	4	2			*	6	1
AB ADDA AC CMPX AC CMPX AC CMPX AD JSR AD JSR AF STX AF ST			ati l			DA	ORB	TON			-			7+	1
AC CMPX AD JSR AE LDX JSR AF STX Indexed 5 + 2+ DD STD DE LDU DF STU Direct 5 2 10AE LDY 10AB CMPY 10BC CMPY 10BC CMPY 10BC LDS 10BB STY Extended 1 10BC CMPY 10BC LDS 10BB STY Extended 1 10BC CMPY 10BC LDS 10BB STY Extended 1 10BC LDY 10BC CMPY 10BC LDS 10BB STY Extended 1 10BC LDS 10BB STY						DB	ADDB	2017					indexed.	7-	-
AD JSR AE LDX AF STX Indexed 5+ 2+ DE LDU DF STU Direct 5 Direct 5 Direct 6 DF STU Direct 5 Direct 6 DF STU Direct 6 DF STV Direct 1 DF STV Extended 1 DF STS Direct 1 DF STS			L≪1					OH-						6+	1
AE LDX AF STX Indexed 5+ 2+ DF STU Direct 5 2 10B3 CMPD BO SUBA B1 CMPA B2 SBCA B3 SUBD B4 ANDA B5 3 E2 SBCB B1TA B6 LDA B6 LDA B7 STB B6 LDB B7 STS B1TA B6 LDA B7 STB B6 LDB B7 STS B1TA B6 LDB B7 STB B6 LDB B7 STS B1TA B6 LDB B7 STS B1TA B6 LDB B7 STS B1TA B6 LDB B7 STA B6 LDB B7 STA B6 LDB B7 STA B7 STB B8 EORB B7 STA B8 EORB B8 EORA B9 ADCB B9 ADCB B9 ADCA B9 ADCB B9 ADCA B9 ADCB B9 ADCA B1 CMPD B1 DBC CMPS B					2+			- L A 11					Indexed	6+	I.
AF STX			1 ↓	5+	2+			(C) ZirA						3-7-7	ļ
B0 SUBA	_		Indexed		2+	DF	STU	Direct	5	2_			00 2	8	
B1 CMPA 6 3 E2 SBCB 4+ 2+ 10CE LDS Immed B2 SBCA 5 3 E3 ADDD 6+ 2+ 10DE LDS Drect B3 SUBD 7 3 E4 ANDB 4+ 2+ 10DE LDS Drect B4 ANDA 5 3 E5 BITB 4+ 2+ 10EE LDS Indexed B5 BITA 5 3 E6 LDB 4+ 2+ 10EF STS Indexed B6 LDA 5 3 E6 LDB 4+ 2+ 10FF STS Indexed B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B8 EORA 5 3 E9 ADCB 4+ 2+ 11BC CMPS Immed BA ORA	7111	Mass —	1 1	+		EO	SUBB	Indexed					- L	7	7,
B2 SBCA 5 3 E3 ADDD 6+ 2+ 10DE LDS Direct B3 SUBD 7 3 E4 ANDB 4+ 2+ 10DF STS Direct B4 ANDA 5 3 E5 BITB 4+ 2+ 10EF LDS Indexed B5 BITA 5 3 E6 LDB 4+ 2+ 10EF STS Indexed B6 LDA 5 3 E7 STB 4+ 2+ 10FF STS Indexed B6 LDA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B7 STA 5 3 E8 EORB 4+ 2+ 11GF STS Extended B8 ADCA 5 3 EB ADCB 4+ 2+ 1183 CMPU Immed BA ORA			Extende			E1	СМРВ	A			10BF	STY	Extended	7	
B3 SUBD 7 3 E4 ANDB 4+ 2+ 10DF STS Drect B4 ANDA 5 3 55 BITB 4+ 2+ 10DF LDS Indexed B5 BITA 5 3 E6 LDB 4+ 2+ 10EF LDS Indexed B6 LDA 5 3 E7 STB 4+ 2+ 10FF STS Extended B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B8 EORA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B9 ADCA 5 3 EA ORB 4+ 2+ 1183 CMPU Immed BA ADDA 5 3 EB ADDB 4+ 2+ 1183 CMPU Immed BC CMPX			↑					TOW.	1 1					4	
B4 ANDA 5 3 E5 BITB 4+ 2+ 10EE LDS Indexed B5 BITA 5 3 E6 LDB 4+ 2+ 10EF STS Indexed B6 LDA 5 3 E6 LDB 4+ 2+ 10FF STS Indexed B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B8 EORA 5 3 E9 ADCB 4+ 2+ 1187 SWI3 Inherent B9 ADCA 5 3 EB ADCB 4+ 2+ 1183 CMPU Immed BA APA 5 3 EB ADDB 4+ 2+ 1180 CMPS Immed BB ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct BC CMPX			1					1.4	1 1 1					6	
B5 BITA 5 3 E6 LDB 4+ 2+ 10EF STS Indexed B6 LDA 5 3 E7 STB 4+ 2+ 10FE LDS Extended B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B8 EORA 5 3 E9 ADCB 4+ 2+ 113F SWI3 Inherent B9 ADCA 5 3 EA ORB 4+ 2+ 1183 CMPU Immed BA ORA 5 3 EB ADDB 4+ 2+ 1180 CMPS Immed BC CMPX 7 3 ED STD 5+ 2+ 1193 CMPU Direct BD JSR 8 3 EE LDU 5+ 2+ 119C CMPS Indexed BF STX														6	d
B6 LDA 5 3 E7 STB 4+ 2+ 10FE LDS Extended B7 STA 5 3 E8 EORB 4+ 2+ 10FE LDS Extended B8 EORA 5 3 E8 EORB 4+ 2+ 113F SWI3 Inherent B9 ADCA 5 3 EA ORB 4+ 2+ 118C CMPU Immed BA ORA 5 3 EB ADDB 4+ 2+ 118C CMPS Immed BB ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct BC CMPX 7 3 ED STD 5+ 2+ 119C CMPS Direct BD JSR 8 3 EE LDU 5+ 2+ 11AC CMPS Indexed BE LDX			Fire					CY	1 1				~ 4 1/4 1/4	6-	4
B7 STA 5 3 E8 EORB 4+ 2+ 10FF STS Extended B8 EORA 5 3 E9 ADCB 4+ 2+ 113F SWI3 Inherent BA ORA 5 3 EA ORB 4+ 2+ 1183 CMPU Immed BB ADDA 5 3 EC LDD 5+ 2+ 1180 CMPU Direct BC CMPX 7 3 ED STD 5+ 2+ 1190 CMPS Direct BD JSR 8 3 EE LDU V 5+ 2+ 1190 CMPS Indexed BE LDX 6 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed BF STX Extended 6 3 EF STU Indexed 5+ 2+ 11AC CMPS <td></td> <td></td> <td>LAKE</td> <td></td> <td></td> <td></td> <td></td> <td>U * '</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>6 -</td> <td>1</td>			LAKE					U * '						6 -	1
B8 EORA 5 3 E9 ADCB 4+ 2+ 113F SWI3 Inherent B9 ADCA 5 3 EA ORB 4+ 2+ 118J CMPU Immed BA ORA 5 3 EB ADDB 4+ 2+ 118C CMPS Immed BB ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct BC CMPX 7 3 ED STD 5+ 2+ 1190 CMPS Direct BD JSR 8 3 EE LDU 5+ 2+ 11A3 CMPU Indexed BE LDX Y 6 3 EF STU Indexed 5+ 2+ 11A2 CMPU Extended BF STX Extended 6 3 EXTENDED 5 3 11B3 CMPU Extended <td></td> <td></td> <td>Dian</td> <td></td> <td></td> <td></td> <td></td> <td>JU CO</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>Ч</td>			Dian					JU CO					1		Ч
B9 ADCA BA ORA BA ORA BB ADDA BB ADDA BC CMPX BC CMPX BB ADD BC CMPX BB ADD BC CMPX B			- 6					U0 1.	1 1						-
BA ORA 5 3 EB ADDB 4+ 2+ 118C CMPS Immed BB ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct BC CMPX 7 3 ED STD 5+ 2+ 119C CMPS Direct BD JSR 8 3 EE LDU 5+ 2+ 114A CMPU Indexed BE LDX 6 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed BF STX Extended 6 3 EXTENDED Extended 5 3 11B3 CMPU Extended			-OJ/7.					- Let C.						5	1
BB ADDA 5 3 EC LDD 5+ 2+ 1193 CMPU Direct BC CMPX 7 3 ED STD 5+ 2+ 119C CMPS Direct BD JSR 8 3 EE LDU V 5+ 2+ 11A3 CMPU Indexed BE LDX V 6 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed BF STX Extended 6 3 Extended 5 3 11BC CMPS Extended								1001						5	1
BC CMPX 7 3 ED STD 5+ 2+ 119C CMPS Direct BD JSR 8 3 EE LDU 5+ 2+ 11A3 CMPU Indexed BE LDX 6 3 EF STU Indexed 5+ 2+ 11AC CMPS Indexed BF STX Extended 6 3 Extended 5 3 11B3 CMPU Extended FY STY EXTENDED STY EXTENDED STY EXTENDED				5	3			70						7	
BD JSR BE LDU ▼ 5+ 2+ 11A3 CMPU Indexed Indexed 5+ 2+ 11AC CMPS Indexed Indexed 5+ 2+ 11AC CMPS Indexed Indexed Indexed 5+ 2+ 11B3 CMPU Extended 5+ 2+ 11B3 CMPU Indexed Indexe			7				107.						7		
BF STX Extended 6 3 F0 SUBB Extended 5 3 11B3 CMPU Extended 5 1 11BC CMPS Extended		LDX 6 3			1.7h _o ↓	1 - 1	2+	11A3	CMPU	Indexed	7 +				
FO SUBB Extended 5 3 11BC CMPS Extended			EF	STU	Indexed	5+	2+					1			
TIRCLOMPS Extended	BF	STX	Extende	d 6	3	FO	SUBB	Extended	1 5	3					1
		41111	~<7 (X	22	-11	F1	CMPB	A	5	3	1180	CMPS	Extended	1 8	- 1
F2 SBCB 5 3								- 10°0			1.7		-11	11.3	M
F3 ADDD 7 3	1							111.	7	3		N.	TANN'	4	- [
F4 ANDB 5 3								×110			L(X)	4 4	1	- KT	-1
F5 BITB 5 3								WW.			1	-XXI	- XIV	1144	- 1
F6 LDB 5 3								1			No.	1.11	14,		<
F7 STB 5 3 5 3								- W.L			\mathbb{D}_{Nr}	- 1	-11		1
NOTE: All unused opcodes are both undefined F8 EORB 5 3		NOTE: All unused opcodes are both undefined						NAME.				TW		T	١
and illegal 5 3	NOTE							TIVE.				1		S TAT	П
FA ORB 5 3	NOTE		and illegat					«XINN ♥			1			11/1	ŧ.
	NOTE	and illegal													- 1
	NOTE					FB	ADDB			3		47.7		1	4
	NOTE					FC	LDD	Extende	6	3	CO	MIT			1
FD STD 6 3 FE LDU 6 3	NOTE					FC FD	LDD STD		6	3	CO	M.TW			7

3-1392

Printed from www.freetradezone.com, a service of Partminer, Inc.
This Material Convertebed By The Day This Material Copyrighted By Its Respective Manufacturer

WWW.100

WWW.100Y.COM.TW FIGURE 19 — PROGRAMMING AID

Instruction ABX ADC	Forms		medi	ate		Direct		le:	dave		-							5	3	2		
ABX	rorms		Immediate						dexed		Extended		Inherent							۳	٥	
		Op	-		Op	~	1	Ор	~ [-	Οp	~	*	Ор	-	1	Description	н.	N	Z	_	4
ADC	1001	100			- 00				3.0					3A	3	1	B + X X (Unsigned)		٠	٠	Ŀ	Ľ
1. 44	ADCA ADCB	89 C9	2 2	2	99 D9	4	2	A9 E9	4+ 4+	2+ 2+	B9 F9	5 5	3				A+M+C-A B+M+C-B	1 1	:		!	
ADD	ADDA	8B	2	2	98	4	2	AB	4+	2+	ВВ	5	3		< N		A+M-A	1	1	1	1	1
IN	ADDB ADDD	CB C3	2 4	3	DB D3	6	2	EB E3	4+ 6+	2+ 2+	FB F3	5 7	3				B+M-B D+M:M+1-D	:	1	1	1	1
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3	М	4	N	A A M-A	•	1	1	0	•
1.7.	ANDB ANDCC	C4 1C	2	2	D4	4	2	E4	4+	2+	F4	5	3				B A M—B CC A IMM—CC	•	1	1	이	7
ASL	ASLA		1//	1			70	1.			r n	11		48	2	1	A)C	8	1	-	1	ī
M.	ASLB ASL			41	08	6	2	68	6+	2+	78	7	3	58	2	1	B } - 0 B B B B B B B B B B B B B B B B B B	8	1	1	1	1
ASR	ASRA	1				4 T	10	U			M.	7		47	2	1	A	8	1	1	•	-
O_{Mr}	ASRB ASR			11	07	6	2	67	6+	2+	77	7	3	57	2	1	B 57 b0 c	8	1	I		:
BIT	BITA	85 C5	2 2	2 2	95 D5	4	2 2	A5 E5	4 + 4 +	2+ 2+	B5 F5	5	3	61			Bit Test A (M A A) Bit Test B (M A B)	:	:	1 1	00	•
CLR	CLRA	+	\vdash	-			H	4 11	3 3	~		Ĭ	Ť	4F	2	1	0-A		o	÷	0	0
COM	CLRB	1				call.	N			7	10	7/7		5F	2	1	0→B		0	1	0	0
	CLR	ļ			OF	6	2	6F	6+	2+	7F	7	3				0→M	·	0	1	0	0
CMP	CMPA	81	2	2	91	4	2	A1	4+	2+	B1	5	3		сT		Compare M from A	8	1	1	1	1
V.Co.	CMPB CMPD	C1 10	2 5	2	D1 10	4 7	3	E1 10	4 + 7 +	2+	F1 10	5 8	3	17	N		Compare M from B Compare M.M+1 from D	8	1		1	1
	Civii	83	ľ	_	93	'	,	A3	77	3+	B3	Ŏ	M	100			Compare WINIT I Hom b	L	F('		١.
NY.CL	CMPS	11 8C	5	4	11 9C	7	3	11 AC	7+	3+	11 BC	8	4	T	N		Compare M:M+1 from S	•	1	1	1	ľ
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4			61	Compare M:M+1 from U	•	1	1	1	t
	CHARV	83	١. ١	2	93		_	A3	0.1		B3			. 1								0
UO -	CMPX CMPY	8C 10 8C	5	4	9C 10 9C	6 7	3	10 AC	6+ 7+	2+ 3+	BC 10 BC	7 8	3 4	Nr.		W	Compare M M + 1 from X Compare M M + 1 from Y	:	1	L	1	1
СОМ	COMA	100			90	\vdash		AC	-30	14	ВС			43	2	1	Ā-A		١.	H	0	1
COIVI	СОМВ		- 4	ĸŢ.			-					J	\mathbb{C}_{\prime}	53	2	-i	B-B		L	1	0	1
- 1003	сом	LK"		7	03	6	2	63	6+	2+	73	7	3	01	۸Ī.	7	M→M		i	ī	ŏ	1
CWAI	1 CU	3C	≥20	2				_ « T		AA.		_ <	7 (V			CC A IMM→CC Wait for Interrupt	Т	~ 6	1		7
DAA	7.	- 1	77	114				AA			$-\pi$	W		19	2	1	Decimal Adjust A	•	1	-	0	1
DEC	DECA	MA			x1				1	IN	0.5		-s.7	44	2	1	A – 1 – A	•	1	1	1	•
4.0	DECB				OA	6	2	6A	6+	٠.	7A	7	3	5A	2	1	B - 1 → B M - 1 → M	d	1	1	1	•
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	B8	5	3		0		A V M→A		1		0	·
EUN	EORB	C8	2	2	D8	4	2	E8	4+	2+	F8	5	3		ĺ		B¥M−B		1	1	0	•
EXG	R1, R2	18	8	2							1/1			-7		DE	P1 → R2 ²		٠	·	·	•
INC	INCA	\vee			TV					1	_		01	4C	2	1	A+1A	1.	1	1	1	•
	INCB			M	00	6	,	66		2.0	7C	Ŋ.	T.O.	5C	2	0	B + 1 - B		1	1	1	•
JMP	INC		М		OC OE	3	2	6C 6E	6+ 3+	2+	7E	7	3			-	M+1-M EA ³ -PC	:	1	÷	-	•
JSR	1.100	+	αt	M	9D	7	2	AD	7+	2+	BD	8	3	y ~	_7		Jump to Subroutine	·	÷	÷	·	ŀ
LD	LDA	86	2	2	96	4	2	A6	4+	2+	B6	5	3	74	7		M-A	•	-	1	0	•
111	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3	In.	l	. (M-B		i	i	0	
	LDD	CC	3	3	DC	5	2	EC	5+	2+	FC	6	3	40	100	1.	M.M + 1 → D	•	1	1	0	٠
A. A.	LDS	10 CE	4	4	10 DE	6	3	10 - EE	6+	3+	10 FE	7	4		, V	1	M:M+1-S	•	1	1	0	•
***	LDU	CE	3	3	DE	5	2	EE	5+	2+	PE	6	3		00	V	M.M+1-U			1	0	١.
	LDX	8E	3	3	9E	5	2	ΑE	5+	2+	BE	6	3	N 1	I_{III}	1	M:M+1-X	•	1	i	0	
	LDY	10 8E	4	4	10 9E	6	3	10 AE	6+	3+	10 BE	7	4		46	0	M:M + 1 → Y	•	1	1	0	•
LEA	LEAS	1			dC	M	L. 0	32	4+	2+			-1	N	· 7.		EA3-S	•	•	•	•	•
	LEAU		00		0		2.5	33	4+	2+	l	V	1			0	EA3-U EA3-X	•	•	•	•	
	LEAX	N.	W		_	1	M.	30 31	4+	2+				111	Ν.	LV	EA3-X	1:	•	1	٠	:

LEGEND:

Operation Code (Hexadecimal)

Number of MPU Cycles

Number of Program Bytes

Arithmetic Plus

Arithmetic Minus

Multiply

Complement of M

Transfer Into

Half-carry (from bit 3)

Negative (sign bit)

Zero result

Overflow, 2's complement

Carry from ALU

Test and set if true, cleared otherwise

Not Affected

Condition Code Register

Concatenation

Logical or

Logical and

Logical Exclusive or

MOTOROLA MICROPROCESSOR DATA

3-1393

WWW.100Y.COM.TW FIGURE 19 - PROGRAMMING AID (CONTINUED)

	, , , , , , , , , , , , , , , , , , ,	_1 1	M	17.		- 1		dressi					_		$\alpha 1$	W	70M.1	1	١.		١.	١.
			media	te		Direc			dexe			tende	-		herer	_	AT COM	5	3	2	11	18
Instruction	Forms	Op	40		Op	~	/	Op	N=	,	Op	~]		Op	-	1	Description	H	N	Z	v	Ļ
LSL	LSLA LSLB LSL			00	80	6	2	68	6+	2+	78	7	3	48 58	2 2	1	Å B C ← 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	:	1 1 1	1 1	1 1 1	
LSR	LSRA LSRB LSR	W.		1	04	6	2	64	6+	2+	74	7	3	44 54	2 2	1	$ \begin{pmatrix} A \\ B \\ M \end{pmatrix} $ 0 $ \downarrow D_{7} $ $ \downarrow D_{0} $ $ \downarrow C $	<u> </u> :	000	1 1	:	
MUL	41				۸0	V.								3D	11	1	A × B → D (Unsigned)	•	•	1	•	
NEG	NEGA NEGB NEG	W	N	7.	00	6	2	60	6+	2+	70	7	3	40 50	2 2	Ni.	A+1-A B+1-B M+1-M	8 8	1 1	1 1	1 1	
NOP		1	_41		"T			40	ZA)					12	2	-1	No Operation		•	•	•	I
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2	AA EA	4+4+	2+ 2+	BA FA	5 5	3			×1.	A V M - A B V M - B CC V IMM - CC		1	1	0 0 7	
PSH	PSHS PSHU	34 36	5+4 5+4	2	N	70	0)		40	N	. T						Push Registers on S Stack Push Registers on U Stack	:	:	:	:	
PUL	PULS PULU	35 37	5 + 4 5 + 4	2		1	00	Y.			1.7	M				V	Pull Registers from S Stack Pull Registers from U Stack	1.	:	:	:	!
ROL	ROLA ROLB ROL		•	N	09	6	2	69	6+	2+	79	7	3	49 59	2	1	Å B B B B B B B B B B B B B B B B B B B		1	1 1 1	1	
ROR	RORA RORB ROR			V	06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	Â)	i	1	1 1	:	
RTI	11/1/4				M			40	U P	-		N.		3B	6-15	1	Return From Interrupt			T	1	I
RTS		1				100	M	. "		-7 (U	74.		39	5	1	Return from Subroutine	1.	•	ŀ	•	I
SBC	SBCA SBCB	82 C2	2 2	2 2	92 D2	4	2 2	A2 E2	4+	2+	B2 F2	5	3	NA	4		A - M - C - A B - M - C - B	8	1	1	1	
SEX	- 20	W.			4		N.			V				1D	2	1	Sign Extend Binto A	•	11	1	10	I
ST C	STA STB STD STS	TV.	N		97 D7 DD 10 DF	4 4 5 6	2 2 2 3	A7 E7 ED 10 EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+	B7 F7 FD 10 FF	5 5 6 7	3 3 4		N		A-M B-M D-M M + 1 S-M M - 1				00000	
100X	STU STX STY	17	W		9F 10 9F	5 5 6	2 2 3	EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+	BF 10 BF	6 6 7	3 4	M	T	V	X - M M + 1 Y - M M + 1	03		1	0.0	
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 6	2 2 2	E0 A3	4+4+6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3		M.	L	A - M - A B - M - B D - M M + 1 - D	8	1	1 1	1	
SWI	SWI ⁶ SWI ²⁶ SWI ³⁶	01	L.I M		N			1		IV		70 ₀	J.Y	3F 10 3F 11 3F	19 20 20	1 2	Software Interrupt 1 Software Interrupt 2 Software Interrupt 3		3	•		
SYNC	1				KN	T	†	t	1	VV			.01	13	≥4	1		•	•	•	•	1
TFR	R1, R2	1F	6	2			Ī	Τ	T	Ī	-31		JV		46	1	R1 - R2 ²	•	•	•	•	_1
TST	TSTA TSTB TST	IU		M	0D	6	2	6D	6+	2+	7D	7	3	4D 5D	2 2	1	Test A Test B Test M		1 1	1		١

NOTES:

- 1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

- 3. EA is the effective address.
- The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Vaue of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

MOTOROLA MICROPROCESSOR DATA

3-1394

WWW.100Y.COM. FIGURE 19 - PROGRAMMING AID (CONTINUED)

Branch Instructions

TW			idressi Mode Relativ	· -	100 A.CO.	5	3	2	7	0
Instruction	Forms	OP		•	Description	H	N		v	90
BCC	BCC LBCC	24 10 24	3 5(6)	4	Branch C = 0 Long Branch C = 0	Ċ	•	:	•	• •
BCS	BCS LBCS	25 10 25	3 5(6)	2	Branch C = 1 Long Branch C = 1	:	j	•	9	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 0	•	•	5	•	•
BGE	BGE LBGE	2C 10 2C	3 5(6)	4	Branch≥Zero Long Branch≥Zero	•		į	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long Branch > Zero	•	٠	C	i	
ВНІ	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	:			Ċ	:
внѕ	BHS LBHS	24 10 24	3 5(6)	4	Branch Higher or Same Long Branch Higher or Same	3	0		i	Ċ
BLE	BLE LBLE	2F 10 2F	3 5(6)	4	Branch≤Zero Long Branch≤Zero	÷	•	N	•	:
BLO	BLO LBLO	25 10 25	3 5(6)	4		·	i	•) . ()	3

	N A.	Ac	idress Mode		TW					
	111		elativ	6	COMP.	5	3	2	1	0
Instruction	Forms	OP	~ 5	1	Description	н	N	z	v	C
BLS	BLS	23 10 23	3 5(6)	4	Branch Lower or Same Long Branch Lower or Same	•	1		•	
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	Branch < Zero Long Branch < Zero	•	į	:	:	:
ВМІ	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	:	Í	٠	:	:
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z≠0	•		ŀ	•	:
BPL	BPL LBPL	2A 10 2A	3 5(6)	4	Branch Plus Long Branch Plus	:	•	•	•	:
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	•	•	•	:	:
BRN	BRN LBRN	21 10 21	3 5	4	Branch Never Long Branch Never	•	•••		•	:
BSR	BSR LBSR	8D 17	7	3	Branch to Subroutine Long Branch to Subroutine	•	•	•	• •	•
BVC	BVC LBVC	29 10 28	3 5(6)	2	Branch V = 0 Long Branch V = 0	:	•	•	:	
B∨S	BVS LBVS	29 10 29	3 5161	2	Branch V = 1 Long Branch V = 1	•	:	·	:	:

SIMPLE BRANCHES

	OP	~	. #
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
IDCD	17	0	2

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BHI	22	BLS	23
r≥m	вня	24	BLO	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

NOTES:

- 1. All conditional branches have both short and long variations.
- 2. All short branches are two bytes and require three cycles.
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
- 4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.

MOTOROLA MICROPROCESSOR DATA

3-1395

100Y.COM.TW ORDERING INFORMATION

Package Type	Frequency	Temperature Range	Order Number
astic P Suffix	1.0 MHz 1.0 MHz 1.5 MHz 1.5 MHz 2.0 MHz 2.0 MHz	0°C to 70°C - 40°C to 85°C 0°C to 70°C - 40°C to 85°C 0°C to 70°C - 40°C to 85°C	MC6809P MC6809CP MC68A09P MC68A09CP MC68B09P MC68B09CP
erdip S Suffix	1.0 MHz 1.0 MHz 1.5 MHz 1.5 MHz 2.0 MHz 2.0 MHz	0°C to 70°C - 40°C to 85°C 0°C to 70°C - 40°C to 85°C 0°C to 70°C - 40°C to 85°C	MC6809S MC6809CS MC68A09S MC68A09CS MC68B09S MC68B09CS

PIN ASSIGNMENT

.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW 40 HALT VSSII1 ● 39 XTAL NMI 2 38 EXTAL TRO C3 37 DRESET FIRO 14 36 MRDY BS 5 35 **1**Q BAD6 34 DE VCC 17 33 DMA/BREQ A008 32 1 R/W A1 19 31 ND0 A2 10 30 DD1 A3 11 29 🗖 02 A4 1 12 28 D3 A5 13 27 D04 A6 14 26 DD5 A7 115 25 DD6 A8 d 16 24 D7 A9 17 23 DA15 A10118 22 A14 A11 19 W.100Y.COM.TW A12 120

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 DOY.COM.TW Http://www. 100y. com. tw

MOTOROLA MICROPROCESSOR DATA

WW.100Y.

COM.TW

100Y.COM.TW

3-1396