

STMIPID02

Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer

Features

- Dual mode camera de-serializer
- MIPI CSI-2 receivers (Rev.0.9 compliant)
 - Two camera interfaces support
 - One 1.6Gbps dual data lane receiver for main camera with selectable 1/2 lane operation
 - One 800Mbps single data lane receiver for second camera
 - Each MIPI D-PHY interface with a 400MHz DDR clock lane
 - MIPI D-PHY Pass through mode
- SMIA CCP2 receivers

Restricted Distributio

- Two camera interfaces support
- 650Mbps class 2 receivers with selectable data/clock and data/strobe operation
- Support for MIPI CSI-2 and SMIA CCP2
 RAW6, RAW7, RAW8 (Generic), RAW10 and
 RAW12 Raw Bayer format data unpacking
- Support for YUV, RGB and JPEG formats
- Support for SMIA 8-10, 7-10, 6-10, 8-12, 7-12& 6-12 DPCM/PCM decompression options
- 1V8, 200MHz,12-bit parallel output interface
- HSYNC, VSYNC and continuous PCLK output data qualification signal
- Tristate-able output for dual camera systems
- Error interrupt output (D-PHY and protocol)
- MIPI CSI-2 short packet interrupt output
- 2-wires 100/400 kHz control interface (I2C compatible slave) to configure D-PHY timeouts and pixel data unpacking/decompression options
- Integrated power-on-reset cell
- Digital power supply: 1.7V to 1.9V
- Integrated 1.2V regulator for D-PHY and core logic

- VFBGA 49pin 3.0mm x 3.0mm x1.0mm F7x7 0.4mm pitch, 0.25mm ball package
- Lead-free RoHS compliant product

Description

The STMIPID02 is a dual mode MIPI CSI-2 / SMIA CCP2 de-serializer targeted at mobile camera phone applications. Manufactured using ST 65nm process, it integrates two MIPI CSI-2 / SMIA CCP2 receivers. The STMIPID02 can then support the main and the second cameras of a mobile camera phone.

One of the two MIPI CSI-2 receivers is a dual lane receiver allowing to connect high resolution / high frame rate cameras.

The SMIA CCP2 compatible receivers share the same input pins as the MIPI CSI-2 receivers.

STMIPID02's 12-bit parallel output interface is capable of outputting de-serialized pixel data at rates up to 200MHz.

Pass through mode allows STMIPID02 to be used as a standalone MIPI D-PHY physical layer device.

With this device an host with a standard 8-bit, 10-bit or 12-bit parallel input interface can be connected to camera modules with either a MIPI CSI-2 or a SMIA CCP2 low voltage, fully differential bit-serial, low EMI interface.

An interrupt output for every MIPI CSI-2 short packet.

Power management is simplified by the presence of an integrated 1.2V regulator to supply the MIPI D-PHY receiver and core logic.

STMIPID02 is fully configurable via an I2C compatible slave control I/F.

Block diagrams

Block diagram Figure 1.






Figure 2. MIPI CSI-2 application diagram





Figure 3. SMIA CCP2 application diagram



Output video port STMIPID02

2 Output video port

Features

Restricted Distributio

- 1V8, 12-bit parallel video output port
- Up to 200MHz output pixel rate
- Separate horizontal and vertical synchronization outputs
- Fully programmable synchronization signals both position and polarity
- Tri-state output control allows multiple camera systems. Port disabled upon reset.

HSYNC and VSYNC output polarities are programmable. The description and the figures below assume the default (reset) positions and polarity.

The host uses rising edge of PCLK to sample both the data and the synchronization lanes.

By default VSYNC envelopes all lines of valid image data.

HSYNC is active on all lines including during the vertical frame blanking period.

Since the output data bus is 12 bits wide and we may have output stream with less than 12 bits per pixels (i.e. RAW6/7/8/10) the data can be placed on lower bits of the bus or upper bits of the bus.

This is controlled by Mode_Reg1[7] (address 0x14).

Figure 4. Data Types for different data formats supported between our Tx and Rx

Data Type (also as per register inside Rx)	As supported inside Rx registers	Parallel Output bits
RAW6	RAW6	6bits at output I/f
RAW7	RAW7	7bits output I/f
RAW8	RAW8	8bits output I/f
RAW10	RAW10	10bits output I/f
RAW12	RAW12	12bits output I/f
RAW10 (as 10-6 compressed)	RAW6 (with decompression 6-10 enabled)	10bits output I/f
RAW10 (as 10-7)	RAW7	10bits output I/f
RAW10 (as 10-8)	RAW8	10bits output I/f
RAW12 (as 12-8)	RAW8	12bits output I/f
RGB565	RAW8	Implies 8bits output
RGB888	RAW8	Implies 8bits output
RGB444	RAW8	Implies 8bits output
YUV420 8bits	RAW8	8bits output I/f
YUV422 8bits	RAW8	8bits output I/f
YUV420 10bits	RAW10	10bits output I/f
YUV422 10bits	RAW10	10bits output I/f
Legacy YUV420 8bits	RAW8	8bits output I/f
JPEG	RAW8	8bits output I/f

Figure 5. 12-bit parallel data interface signals - Frame level






Figure 6. 12-bit parallel data interface signals - Line level





Application examples



4 Key Technical specifications

Table 1. Technical specifications

Technology	ST 65nm CMOS						
Pixel format (s)	SMIA: RAW6, RAW7, RAW8, RAW10 & RAW12 SMIA: 8-10, 7-10, 6-10, 8-12, 7-12, 6-12 DPCM/PCM decompression MIPI CSI-2: RAW6, RAW7, RAW8, RAW10 & RAW12 YUV, RGB, JPEG						
Input video interface(s)	MIPI CSI-2 Interface (2x800Mbps + 1x800Mbps) SMIA CCP2 Interface (1x208Mbps Class 0 + 1x650 Mbps - Class 2)						
Output video interface(s)	1V8, 200MHz, 12-bit Parallel Interface + VSYNC, HSYNC & PCLK						
Control interface	100 / 400 kHz I2C						
Clock input	6.0 MHz to 27 MHz						
Supply voltage	Digital IO: 1.7 V - 1.9 V						
Power consumption	TBC						
Package type	VFBGA 3 x 3 x 1mm 49 pin F7x7 pitch 0.4mm Ball 0.25mm						
Package size	3.0mm x 3.0mm x 1.0mm (wlh)						
Device address	0x28						


5 References

For details of the interface standards referenced in this data brief please refer to the links below

- Approved Draft of MIPI Camera Serial Interface Version 2 (CSI-2)
- Available from the Camera Working Group area of http://www.mipi.org
- Approved Draft of MIPI Source Synchronous Physical Layer Specification (D-PHY)
- Available from the PHY Working Group area of http://www.mipi.org
- SMIA1.0 Part 1: Functional Specification
- Available from http://www.smia-forum.org
- SMIA 1.0 Part 2: CCP2 Specification
- Available from http://www.smia-forum.org

6 Pin assignment

Figure 8. Pin assignment



Note: 1 The CSI-2 Clock lanes must be in the middle of the 2 data lanes

2 The PCLK, HSYNC, VSYNC must be routed in the middle of the output data bus for skew management reasons



7 Pin description

Table 2. Pin description

Pin name	Туре	Description						
Power supplies		MAN. 100 Y. COM. THE						
VDDE_1V8	Power	1V8 digital IO supply						
VDDIN_LDO	Power	1V8 voltage regulator supply						
VDD_1V2	Power	1V2 MIPI D-PHY and digital core supply						
GNDE	Ground	Digital IO ground						
GNDE_LDO	Ground	Voltage regulator ground						
GND_PHY	Ground	D-PHY ground						
GND_1V2	Ground	Digital core ground						
System interface	007	DAY 1200 - 100 J.						
EXTCLK	Input	System clock input (for I2C slave) 6.0MHz - 27.0MHz						
ERROR	Output	Error interrupt Indicates that an error (either D-PHY or protocol) has occurred						
INT	Output	MIPI CSI-2 short packet received interrupt Indicates that a short packet has been received						
XSDN	Input	Chip shutdown						
Control interface		THE STATE OF THE S						
SCL	Input	Host I2Cclock						
SDA	BiDir	Host I2C data						
Dual lane Input d	lata interface	A. O.						
CLKP1 CLKN1	Input	MIPI CSI-2 receiver 1 DDR clock input MIPI D-PHY physical layer Doubles as CCP2 strobe/clock input in SMIA CCP2 Class 2 mode						
DATA1P1 DATA1N1	Input	MIPI CSI-2 receiver 1 data lane 1 MIPI D-PHY physical layer Doubles as CCP2 data input in SMIA CCP2 Class 2 mode						
DATA2P1 DATA2N1	Input	MIPI CSI-2 receiver 1 data lane 2 MIPI D-PHY physical layer						
Single lane Input	data interface	144, 100, COM, LA						
CLKP2 CLKN2	Input	MIPI CSI-2 receiver 2 DDR clock input MIPI D-PHY physical layer Doubles as CCP2 clock input in SMIA CCP2 Class 0 mode						

Pin description STMIPID02

Table 2. Pin description (continued)

Pin name	Туре	Description					
DATA1P2 DATA1N2	Input	MIPI CSI-2 receiver 2data lane MIPI D-PHY physical layer Doubles as CCP2 data input in SMIA CCP2 Class 0 mode					
Output data interfa	ace	MAN COLONIA					
D[11:0]	Output	Parallel video 12-bit data output					
PCLK	Output	Pixel clock: PCLK rising edge is used to sample D[11:0], HSYNC & VSYNC. PCLK polarity is programmable					
HSYNC	Output	Horizontal synchronization: HSYNC is high during active video low during the horizontal blanking periods. HSYNC polarity is programmable					
VSYNC	Output	Vertical synchronization: VSYNC is high during active video low during the vertical blanking periods. VSYNC polarity is programmable					
Power on reset	07.	Dr. 1700 F.					
POR_SGN	BiDir	Power on reset signal					
POR_TST	Input	Power on reset test signal Should be set to ground for internal POR					
Voltage regulator	W. 1003	ON MAN THAN TO					
VDDOUT_LDO	Power	LDO 1.2V output					
Test Interface (ST	internal use)						
LDO_TST	Input	LDO regulator test mode					
TDI	Input	Test data input					
TMS	Input	Test mode					
TCK	Input	Test clock					
TDO	Output	Test data out					



Restricted Distribution

4

8 Functional Description

8.1 Power-up sequence

Please find below the timing of Power up sequence

Figure 9. Power-up sequence




Table 3. Power-up sequence timing

Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	Time between Power-up and LDO enable	VDDIN_LDO stable		+inf	S
T2	Time between XSDN & CORE power up (LDO out rise to 1.2V)	COM		5	ms
Т3	Time between CORE power up to 1.2V & reset generation		20		μs



8.2 User modes

8.2.1 Standard modes

Output parallel interface 12 bits of data, HSYNC, VSYNC and PCLK. It is recommended to enable the compensation macro (controlled by Mode_Reg3[5], address 0x36) for both standard and bypass modes.

CSI2/CSI2

- Main camera: CSI2 up to 1.6Gbps (with limitation detailed in Section 8.3: CSI2 limitations)
- 2nd camera: CSI2 up to 800Mbps

CSI2/CCP2

- Main camera: CSI2 up to 1.6Gbps (with limitation detailed in Section 8.3: CSI2 limitations)
- 2nd camera: CCP2 up to 650Mbps

CSI2/ITU-R601

- Main camera: CSI2 up to 1.6Gbps (with limitation detailed in Section 8.3: CSI2 limitations)
- 2nd camera: YUV directly connected to baseband parallel interface

8.2.2 Bypass modes

Restricted Distribution

For any activities or applications where only PHY is needed, 8 bits data

CSI2/CSI2

- Main camera: CSI2 up to 1.6Gbps (with limitation detailed in Section 8.3: CSI2 limitations)
- 2nd camera: CSI2 up to 800Mbps

•

CSI2/ ITU-R601

- Main camera: CSI2 up to 1.6Gbps (with limitation detailed in *Section 8.3: CSI2 limitations*)
- 2nd camera: YUV directly connected to baseband parallel interface

8.3 CSI2 limitations

- The bandwidth is limited to 800 Mbps in RAW6/RAW7 dual lane inputs.
- This is irrespective of compression used or not.

NN



MAN 100 X COMIN,

Restricted Distributio


MMM.1007.COP

8.4 Sensor switching mechanism

The following flow chart explains sensor switching mechanism. If one sensor is streaming & other is not we are in **state1** and if both are not streaming then we are in **state2**.

Both sensors streaming simultaneously while switching is forbidden. We have to be in **state1** or **state2** to switch sensor.

Figure 10. Sensor switching mechanism



8.5 Error signal

Restricted Distribution

This is an accumulated status of all Errors found in the chip. They are as below. The individual status of error can be checked on respective I2C register bit. The status can be cleared by programming Mode_reg2[6] register.

- 1. All Error status from all D-PHY's
- 2. Checksum & ECC failures of CSI reception
- 3. ccp_shift_sync, ccp_false_sync & ccp_crc_error of CCP reception

8.6 INT signal

This is a status showing reception of short packet in CSI stream. User needs to clear the status by programming Clock_control_reg1[5] to observe next short packet. If the user does not clear this bit then he may miss to observe the transition on INT pin when next short packet is observed. The application of short packet interrupt is not envisioned yet.

47/

9 Registers Description

9.1 CLOCK LANE 1 REGISTER

Re	Register Name clk_lane_reg1 R		Register Name		Register Name Access		ess	Local Address	Description
clk_lane				0x02	General and CSI controls of clock lane1 (CLKP1,CLKN1)				
Bit No	Bit Name	COM	Defau V	llt Des	cription				
7	ui_x4_clk_lane[5]	I C	0	Uni	t interval time multiplied by four				
6	ui_x4_clk_lane[4]		ON		This signal indicates the bit period in units of 0.25 ns. If the unit interval is 3 ns, twelve (0x0C)				
5	ui_x4_clk_lane[3]	100	60	No.	should be programmed. This value is used to				
4	ui_x4_clk_lane[2]			0)//	generate delays. Therefore, if the period is not a				
3	ui_x4_clk_lane[1]		11.0		multiple of 0.25 ns, the value should be rounded down. For example, a 600 Mbit/s single lane				
2	ui_x4_clk_lane[0		OOY	COM	linkuses a unit interval of 1.667 ns. Multiplying by four results in 6.667. In this case, a value of 6 (not 7) should be programmed.				
1	swap_pins_clk_lane Enable		0	Swa	up P and N pins 0= Swap disabled 1= Swap enabled (CLKP1 and CLKN1 are swapped)				
0			0	Ena	ble clock lane module (CLKP1 and CLKN1) 0= Disable clock lane 1 1= Enable clock lane 1				

Register Name		Acce	Access		al ress	Description	
001	clk_lane_reg3	R/W		0x04		CCP/CSI controls	
Bit No	Bit No Bit Name		Default Value		Description		
[7:5]	Reserved		000		Reserved		
4	hs_rx_term_e_subLV	DS_clk_lane	0	4		h Speed termination enable for CCP mode bused in CSI mode) 0= Disable HS termination 1= Enable HS termination, mandatory for CCP mode	

3 00 1	hs_rx_e_subLVDS_clk_lane	0	High Speed Receiver enable for CCP mode (unsused in CSI mode) 0= Disable HS receiver 1= Enable HS receiver, mandatory for CCP mode
2	hs_rx_wakeup_subLVDS_clk_lane	0	High Speed Receiver wake-up enable for CCP mode 0= HS-receiver in ultra low power mode 1= Enable HS receiver wake-up, mandatory for CCP mode
1	cntrl_mipi_subLVDS_clk_lane	0	Select CSI or CCP mode 0= SMIA CCP 1= MIPI CSI
0	Reserved	0	Reserved

Register Name clk_lane_wr_reg1		A	Access Local Address		_	Description			
		RO		0x01		Clock lane status			
Bit No	Bit Name		Defa Valu		Desc	cription			
[7:2]	Reserved		0000	000	Reserved				
1	ulp_active_not_o	clk_lane	0	11.7	Ultra low-power state active 0= The clock lane is not in ULP state or pr leave ULP state 1= The clock lane has reached the ULP sta				
00	stop_state_clk_l	ane	0			Lane in stop state This signal indicates that the lane module is in STOP sta			

9.2 DATA LANE 1.1 CONTROLS

	Register Name	Access		Local Address		Description		
data_lane0_reg1		R/W	R/W			General controls of data lane1.1 (DATA1P1 and DATA1N1)		
Bit No			Default D Value		Description			
[7:2]	Reserved		0000		Reserved			
1	Swap_pins_data_lane		0 Swa		Swa	Swap P and N pins 0= Swap enabled (DATA1P1 and DATA1N1 are swapped) 1= Swap disabled		
0	Enable_data_lane		0 En		Enable data lane 1.1 (DATA1P1 and DATA1N1) 0= Disable data lane 1.1 1= Enable data lane 1.1			

1	Swap_pms_data_tan	1001.CC		M.	are swa	p enabled (DATA1P1 and DATA1N1		
0	Enable_data_lane	M.100	W.1007 0		Enable data lane 1.1 (DATA1P1 and DATA1N1) 0= Disable data lane 1.1 1= Enable data lane 1.1			
111	Register Name	Acces	ss	Lo	cal Address	Description		
data_la	ine0_reg2	R/W	R/W		500	CCP/CSI controls		
Bit No	Bit Name	MMA		JO.	Default Value	Description		
[7:4]	Reserved			1201	0000	Reserved		
3 O	hs_rx_term_e_sub	_rx_term_e_subLVDS			0	High Speed termination enable for CCP mode (unsused in CSI mode) 0= Disable HS termination 1= Enable HS termination, mandatory for CCP mode		
200	hs_rx_e_subLVDS		4	0		High Speed Receiver enable for CCP mode (unsused in CSI mode 0= Disable HS receiver 1= Enable HS receiver, man datory for CCP mode		
N N N N N N N N N N N N N N N N N N N	hs_rx_wakeup_sub	DLVDS_data_	LVDS_data_lane			High Speed Receiver wake-up enable for CCP mode, ultra low power mode for CSI 0= Disable HS receiver wake-up 1= Enable HS receiver wake-up, mandatory for CCP mode		

0,005	cntrl_mipi_subLVDS_data_lane				0	10	Select CSI or CCP mode 0= SMIA CCP 1= MIPI CSI	
11.10	Register Name Acces		Access		Local Address		Description	
data_lane0_reg3 RO			0x07			CSI controls of data lane 1.1		
Bit No	Bit Name		Default Value		Des	Description		
[7:2]	Reserved	COA	000000		Res	Reserved		
1	ulp_active_not_data_lane		0		Ultr	Ultra low-power state active 0= The clock lane is not in ULP state or prepare to leave ULP state 1= The clock lane has reached the ULP state.		
0	stop_state_data_lane		0		This	Lane in stop state This signal indicates that the lane module is in STOP state.		

Register Name		Access	Local Address	Description
data_lar	ne0_reg4	RO (0x0C	Error status registers
Bit No	Bit Name	Defa Valu		cription
[7:6]	Reserved	0	Res	erved.
5 C	err_control	0	This determod	expected control sequence error is signal is asserted when an incorrect line state sequence is exted. For example, if a turn-around request or escape the request is immediately followed by a stop state instead the required bridge state, this signal is asserted and remains in until the next change in line state.
4	err_sync_esc	0	If the miss this	ape synchronization error the number of bits received during a low-power data transsion is not a multiple of eight when the transmission ends, signal is asserted and remains high until the next change ne state.
3	err_esc	0	If an sign	or during escape command in unrecognized escape entry command is received, this hal is asserted and remains high until the next change in state.

2 005	err_eot_sync_hs	0	Error during high-speed end of transmission (EoT) If a high-speed transmission ends when the number of bits received during that transmission is not a multiple of eight, this signal is asserted for one cycle of 8*UI.
	err_sot_sync_hs	0	Synchronization error during high-speed start of transmission (SoT) If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error signal is asserted for one cycle of 8*UI.
0	err_sot_hs	COM	Error during high-speed start of transmission (SoT) If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of 8*UI. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.

9.3 DATA LANE 1.2 CONTROLS

	Register Name A		Access		cal ress	Description	
data_lane1_reg1 I		R/W		0x09		General controls of data lane1.2 (DATA2P1,DATA2N1)	
Bit No			Defa	ult Value	Des	cription	
[7:2]	Reserved		000000		Reserved		
1,C	Swap_pins_data_lane		0	NN	1.1	p P and N pins 0= Swap disabled 1= Swap enabled (DATA2P1 and DATA2N1 are swapped)	
0	Enable_data_lane		0	N		ble data lane 1.2 (DATA1P1 and CA1N1) 0= Disable data lane 1.2 1= Enable data lane 1.2	

Register Name data_lane1_reg2		Access R/W 0		cal Address	Description CCP/CSI controls
				1	
Bit No	Bit Name	COM		Default Value	Description

[7:4]	Reserved						Reserved
3	hs_rx_term_e_sub	N)	0		11.	High Speed termination enable for CCP mode (unsused in CSI mode) 0= Disable HS termination 1= Enable HS termination, mandatory for CCP mode	
2	hs_rx_e_subLVD\$	LA	0			High Speed Receiver enable for CCP mode (unsused in CSI mode) 0= Disable HS receiver 1= Enable HS receiver, mandatory for CCP mode	
1	hs_rx_wakeup_su	_lane	0	0		High Speed Receiver wake-up enable for CCP mode 0= HS-receiver in ultra low power mode 1= Enable HS receiver wake up, mandatory for CCP mode	
0	cntrl_mipi_subLV	DS_data_lan	1_lane 0			N	Select CSI or CCP mode 0= SMIA CCP 1= MIPI CSI
	Register Name	Access	100,	Loc Addr			Description
data_lane	e1_reg3	RO	11.10	0x0B		CS	I controls
Bit No	Bit Name		Default Value 000000		Description Reserved		ion
[7:2]	Reserved						
4.CC	ulp_active_not_da	0		prepare to leave ULP state		The clock lane is not in ULP state or are to leave ULP state The clock lane has reached the ULP	
1003	stop_state_data_la	0		Lane in stop state This signal indicates that the lane module STOP state.		al indicates that the lane module is in	
1/1/1	Register Name Access				ocal dress		Description
data_lane	e1_reg4	RO	~ 1	0x08	E	rror st	tatus registers
Bit No	Bit Name	Default Value		Description			

1 1	CO'AN		
7,100	err_contention_lp1	0	Low power contention while trying to drive 1 This signal is asserted high when the lane module is unable to successfully drive a valid one onto one of the interconnect lines during low power transmit mode.
6	err_contention_lp0	0	Low power contention while trying to drive 0 This signal is asserted high when the lane module is unable to successfully drive a valid zero onto one of the interconnect lines during low power transmit
5	err_control		Unexpected control sequence error This signal is asserted when an incorrect line state sequence is detected. For example, if a turn-around request or escape mode request is immediately followed by a stop state instead of the required bridge state, this signal is asserted and remains high until the next change in line state.
4	err_sync_esc		Escape synchronization error If the number of bits received during a low- power data transmission is not a multiple of eight when the transmission ends, this signal is asserted and remains high until the next change in line state.
3	err_esc	0	Error during escape command If an unrecognized escape entry command is received, this signal is asserted and remains high until the next change in line state.
2	err_eot_sync_hs	0	Error during high-speed end of transmission (EoT) If a high-speed transmission ends when the number of bits received during that transmission is not a multiple of eight, this signal is asserted for one cycle of 8*UI.
N.100X	err_sot_sync_hs	0	Synchronization error during high-speed SoT If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this error signal is asserted for one cycle of 8xUI.
0	err_sot_hs	0	Error during high-speed start of transmission (SoT) If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this error signal is asserted for one cycle of 8xUI. This is considered to be a "soft error" in the leader sequence and confidence in the payload data is reduced.

9.4 CLOCK LANE 2 REGISTERS

Register Name Access clk_lane_reg1_c2 R/W		Access	Loc Addı				
		R/W	0x31	General and CSI controls of clock lane1 (CLKP2,CLKN2)			
Bit No	Bit Name	Def Val	ault ue	Description			
7	ui_x4_clk_lane[5]	-0	1	Unit interval time multiplied by four			
6	ui_x4_clk_lane[4]	102.	ON.	This signal indicates the bit period in units of 0.25 ns. If the unit interval is 3 ns, twelve (0x0C) should be pro-			
5	ui_x4_clk_lane[3]	001		grammed. This value is used to generate delays. There-			
4	ui_x4_clk_lane[2]	10	C	fore, if the period is not a multiple of 0.25 ns, the value			
3	ui_x4_clk_lane[1]	11/1	1 C	should be rounded down. For example, a 600 Mbit/s single lane linkuses a unit interval of 1.667 ns. Multiplying			
2	ui_x4_clk_lane[0]	100	N.	by four results in 6.667. In this case, a value of 6 (not 7) should be programmed.			
1	swap_pins_clk_lane 0			Swap P and N pins 0 = Swap enabled (CLKP2 and CLKN2 are swapped) 1= Swap disabled			
0	Enable 0			Enable clock lane module (CLKP1 and CLKN1) 0= Disable clock lane 1 1= Enable clock lane 1			

Re	egister Name	Access	Local Address		Description		
clk_lar	ne_reg3_c2	R/W	0x33	33 CCP/CSI controls			
Bit Name No		Defau Value		Description			
[7:4]	Reserved		0000	N	Reserved		
3	hs_rx_term_e_subLVDS		0	4	High Speed termination enable for CCP mode (unsused in CSI mode) 0= Disable HS termination 1= Enable HS termination, mandatory for CCP mode		

100	CO. CM		100, 300, 411
2	hs_rx_e_subLVDS	0	High Speed Receiver enable for CCP mode (unsused in CSI mode) 0= Disable HS receiver 1= Enable HS receiver, mandatory for CCP mode
1	hs_rx_wakeup_subLVDS_data_ lane	0	High Speed Receiver wake-up enable for CCP mode 0= HS-receiver into an ultra low power mode 1= Enable HS receiver wake-up, mandatory for CCP mode
0	cntrl_mipi_subLVDS_data_lane	0	Select CSI or CCP mode 0= SMIA CCP 1= MIPI CSI

TAM 100X COMP.

Register Name		Acce	ess	Local Address	Description		
clk_la	ne_wr_reg1_c2	RO	1 CO	0x3A	CSI control		
Bit No	Bit Name	W.10	Default Value	Descrip	otion		
[7:2]	2] Reserved 000000			Reserved			
	ulp_active_not_data	_lane	0	S CO	Ultra low-power state active 0= The clock lane is not in ULP state or prepare to leave ULP state 1= The clock lane has reached the ULP state.		
0	stop_state_data_land		0	1.700	Lane in stop state This signal indicates that the lane module is in STOP state		



MANN TOOK COM LIM

M. 100 X. CO.

MMM.100X.COM

Restricted Distribution

1.

9.5 DATA LANE 2 CONTROLS

	Register Name		Access		al ess	Description	
data_lane3_reg1		R/W		0x34		General controls of data lane 2 (DATA1P2 and DATA1N2)	
Bit Bit Name No		DAY!	Defa Valu		Des	cription	
[7:2]	Reserved		0000	000	Res	Reserved	
1	Swap_pins_data_lane		0		Swap P and N pins 0= Swap disabled 1= Swap enabled (DATA1P2 and DATA swapped)		
0	Enable_data_lane		COM		Enable data lane 1.1 (DATA1P2 and DATA1N2) 0= Disable data lane 2 1= Enable data lane 2		

		Local Address	Description	
data_la	nne3_reg2	R/W	0x35	CCP/CSI controls
Bit No	Bit Name	N	Default Value	Description
[7:4]	Reserved		0000	Reserved
3 CO	3 hs_rx_term_e_subLVDS		0	High Speed termination enable for CCP mode (unsused in CSI mode) 0= Disable HS termination 1= Enable HS termination, mandatory for CCP mode
201	hs_rx_e_subLVDS		0	High Speed Receiver enable for CCP mode (unsused in CSI mode) 0= Disable HS receiver 1= Enable HS receiver, mandatory for CCP mode
1	hs_rx_wakeup_: lane	subLVDS_data	0	High Speed Receiver wake-up enable for CCP mode 0= HS-receiver into an ultra low power mode 1= Enable HS receiver wake-up, mandatory for CCP mode
0	cntrl_mipi_subI	LVDS_data_lan	ne 0	Select CSI or CCP mode 0= SMIA CCP 1= MIPI CSI

Register Name Accordata_lane3_reg3 RO Bit Bit Name No		Acce	SS	Local Address	Description		
		RO		0x3A	CSI control		
			Default Value	Description			
[7:2]	2] Reserved		000000	Reserve	Reserved		
1	ulp_active_not_data_	lane	0		Ultra low-power state active 0= The clock lane is not in ULP state or prepare to leave ULP state 1= The clock lane has reached the ULP state.		
0	stop_state_data_lane	001	0		Lane in stop state This signal indicates that the lane module is in STOP state.		

0	stop_state_data_lane	iot.	0			Lane in stop state This signal indicates that the lane module is in STOP state.
	W. W.	700	1.C			MAN TO WELL
Register Name		Acces	ss		cal lress	Description
data_la	ne3_reg4	RO	0x3E			Error status registers
Bit No	Bit Name		Default Value	1	Desci	ription
[7:6]	Reserved		0		Reser	ved
	err_control		0	44. V	This s seque reque by a s signal	pected control sequence error signal is asserted when an incorrect line state ence is detected. For example, if a turn-around est or escape mode request is immediately followed stop state instead of the required bridge state, this I is asserted and remains high until the next change e state.
401	err_sync_esc	M)	0	11	If the transr sion e	number of bits received during a low-power data mission is not a multiple of eight when the transmit ends, this signal is asserted and remains high until ext change in line state.
3	err_esc	N.T.	0		If an this si	during escape command unrecognized escape entry command is received, ignal is asserted and remains high until the next ge in line state.
2	err_eot_sync_hs	CON ON	0	N	If a hi	during high-speed end of transmission (EoT) igh-speed transmission ends when the number of eceived during that transmission is not a multiple of this signal is asserted for one cycle of 8*UI.

W.100Y.COM.TW

WWW.100X.COM.TW

WWW.100Y.COM.IIW

WWW.look.com.in

in the payroad data is reduced.	
M.100A'COM'L	or obligations)
MAMM TOOM CO	ee last page fc
	Do not copy (S
	d Distribution -
	ssified Restricte
	Information classified Restricted Distribution - Do not copy (See last page for obligations)

1 err_sot_sync_hs	If the high-spe way that prope	on error during high-speed SoT ed SoT leader sequence is corrupted in r synchronization cannot be expected, to asserted for one cycle of 8*UI.
0 err_sot_hs	If the high-spe in such a way achieved, this 8*UI. This is o	gh-speed start of transmission (SoT) ed SoT leader sequence is corrupted, but that proper synchronization can still be error signal is asserted for one cycle of considered to be a "soft error" in the lead confidence in the payload data is reduced

WW.100Y.COM.TW

WWW.loox.com.TW

WWW.100X.COM.TW

WWW.100Y.COM.TW

MMM.100Y.COM.TW

WWW.100X.COM.TW

WWW.1007.CO?

MAN TOON COMM.

100 Y. CO.M. TW

CONTW



9.6 CCP RX and error flag registers

Regist	Register Name Access		Local Address	Description		
ccp_rx_r	_reg1 R/W		0x0D	Data clock/data strobe and Error control		
Bit No	Bit Name	COA	Description			
7	Delay[4]	A CO	0	Error Signals (pulses) generated are valid for short		
6	Delay[3]	100		duration (4 input DDR clocks). To be able to capture this in I2C registers working on		
5	Delay[2]	100,		host clock, these Error pulses need to stretched (dur		
4	Delay[1] Delay[0]			tion of pulses need to be increased). This pulse stretch ing is programmable.		
3			100X.CO	Delay value is multiplied by 16forf single lane & by 8 forf dual lane. For example: If original pulse width is 4 clocks and Register Value is 3 specifies for dual lane system. The resultant Pulse captured will be 4 (original clocks) + 3 (programmed value) * 8 (dual lane) = 28 clocks		
2	Reserved		0	Reserved		
1	Reserved		0	Reserved		
0	DS_MOD	E	0	Selects between Data-Strobe mode and Data-Clock mode for the main camera.		
				DC_MODE=0 -> Data clock mode		
				DS_MODE= 1 -> Data strobe mode		

Register Access Name ccp_rx_reg2 R/W		Access		Local Address		Description		
		R/W		0x0E		ccp_rx module controls		
Bit No	o Bit Name			Default D Value		Description		
7	Reserved	O. This	0	0 Reser		Reserved		
6	Clr_glue_	sync_error	0		Clear sync error in CCP path			
5	pix_width	_ccp_rx[3]	0		Pixel width input for CCP rx. Selects between the			
4	pix_width_ccp_rx[2]			LIN		allowed pixel widths: 6, 7, 8, 10 or 12-bit.		
3	pix_width	x_width_ccp_rx[1]				e of this register-slice is binary equivalents of 6, 7, or 12, rest values are invalid		
2	pix_width	_ccp_rx[0]						

1	clr_ccp_shift_sync	0	Clear CCP shift sync flag
0	clr_ccp_crc_error	0	Clear CCP CRC error

Register Name		Access		Local Addres	Description			
ccp_rx_i	reg3	RO	0x0F		CCP channel and error flags			
Bit No	Bit Name	J.Co.	Default Value		MAN TON CO			
7	Glue_logic_	_sync_error	0		Incorrect data length error flag			
6	ccp_channe	ccp_channel[3]			Channel ID extracted from input CCP stream			
5	ccp_channe	1[2]	rcon;					
4	ccp_channe	:1[1]						
3	ccp_channe	1[0]			T. 1744			
2	ccp_shift_s	ync	0		CCP shift sync error flag			
1	ccp_false_s	ync	0	1.0	CP false sync error	flag		
0	ccp_crc_error		0	Z1 (CCP CRC error flag			

Register Name		Access		Local Address		Description	
ccp_	rx_reg1_c2	R/W	M	0x38	70/	Data clock / data strobe selection for the second camera (CLKP2,CLKN2,DATA1P2,DATA1N2)	
Bit No Bit Name		Defa Valu				escription	
[7:1]	Reserved	N	000000		Res	Reserved	
0 DS MODE		174	0		mod	cts between Data-Strobe mode and Data-Clock le for the second camera. MODE=0 -> Data clock mode	
	J.					MODE= 1 -> Data strobe mode	

9.7 Mode control Registers

Register Name		Access		Local Address		Description	
Mode_reg1 R/V		R/W		0x14		Chip mode controls	
Bit No	Bit Name	of CO	Defa Valu		Description		
7	Justification of	control	0		Data Justification on output Data 0= right justified (data on lower bits of bus 1= left justified (Data on upper bits) In bypass mode, this control is invalid		
6	Bypass_mode	e[0]			1= No bypass 0= Bypass pixel generation & decompression		
5	Decompression	on[2]	[2] 0		000 = decompression disabled		
4	Decompression[1]		[1]		001 = 6-10 $010 = 7-10$		
3	Decompression	on[0]	M.M.100		C	011 = 8-10 $100 = 8-12$ $101 = 10-12$ $110 = 6-12$ $111 = 7-12$	
	Lane_ctrl[1]		Lane_ctrl[1] 0		Swap data lanes 1.1 and 1.2 0= No swap, Lane1 is lane1 & lane2 is lane 1=Lanes are swapped, Lane1 becomes lane lane2 becomes lane1		
11.0	Lane_ctrl[0]	N	0		0= 1-lane system 1= 2-lane system		
0	Ccp/csi		0		Input selector control 0= CSI2 input stream 1= CCP input stream		

FEETH 100Y.COM.T

Register Name A		Access		Local Address	Description	
Mode_reg2 R/V		R/W	(N)	0x15	Output Interface controls	
Bit No	Bit Name	OM:	Default Value	Description		
7	Tristate_outpu		0	0 = 7	o select PI in output or tristate mode Tristated output Normal output	
6	Clear_Error_S	ignal	0	0 = 1	o reset the error flag output Reset the Error flag Do not reset keep value as it is	
5	Error_signal_polarity		0	0 = 1	Polarity for Error signal 0 = Non Inverted 1 = Inverted	
4	Clock_gating of	k_gating control		0 = 0	ous or gated clock control continuous clock clock gated	
3	Output_polarit	y_clk	0	0= N	control of PCLK signal Non Inverted nverted	
2	Output_polarit	y_vsync	0	0= N	control of VSYNC signal Non Inverted nverted	
	Output_polarit	y_hsync	0	0= N	control of HSYNC signal Non Inverted nverted	
0	Interrupt_polar	rity	0	0 = 1	for Interrupt signal Non Inverted Inverted	

Register Name		Access		Local Address	Description
Mode_re	eg3	R/W	N	0x36	Output Interface controls
Bit No	Bit Name	OM	Default Value	Descripti	on Control of the Con
[7:6]	Reserved		0	Reserved	
5	i2c_comp_lea	kage	0	Enable compensation macro 0 = Disable IO compensation macro (push in ID mode) 1 = Enable IO compensation macro (MANDATO to push to normal mode)	
4	Reserved	Reserved		0 Reserved	
3	Spec_90_81_b_c2 Spec_90_81_b_c1		0	(CLKP2, 0) = 0	cond camera CLKN2,DATA1P2,DATA1N2) .90Rev MIPI D-PHY Spec 81Rev MIPI D-PHY Spec
2			0	(CLKP1,0 2N1) 0 = 0	ain camera CLKN1,DATA1P1,DATA1N1,DATA2P1,DATA .90Rev MIPI D-PHY Spec 81Rev MIPI D-PHY Spec
1	Reserved		0	Reser	rved
COM	Camera_selec	t	0	(CLK ATA2 1= Se	ain camera IP1,CLKN1,DATA1P1,DATA1N1,DATA2P1,C

MAN-100X'COMI.



WWW.100Y.COM.TW

9.8 Clock Control Registers

Register Name		Access	Access		Description	
Clock_co	ontrol_reg1	R/W		0x16	Clear for INT & ERR	
Bit No	AN TOOK ON		Default Value	Description		
[7:6]				Reserved		
5			0	I2C control to	o clear csi2 interrupt	
4	Clr_csi2_error		0	I2C control to clear csi2 error. It stops streaming datill this bit is reseted.		
[3:0]	Reserved		0	Reserved		

9.9 System Error Registers

Register Name Acc		Access	cess Local Address		Description				
Error_re	egs	RO	0x10		Error output registers				
Bit No	Bit No Bit Name Default Value		Des	Description					
[7:2]	Reserved	C	000000	Rese	Reserved				
1	Checksum_fa	ailed		0 = 0	cksum failure status in Low level protocol OK Failed				
0,00	ECC_failed	0		0 = 0	C in low level protocol status OK Failed				

9.10 Data Pipe Information

Register Name	Access	Local Address	Description
Data_ID_Wreg	RO	0x11	Data type Write registers. Refers to data type in Low Level Protocol. See CSI2 Specification for detailed expla- nation. 2 MSB for Virtual Channel number.

Register Name	Access	Local Address	Description
Data_ID_Rreg	R/W	0x17	Data type in Low Level Protocol See CSI2 Specification for explanation 2 MSB for Virtual Channel. Not to be used as a sepa-
I WY	N.10	ootice	rate register is used for the same. Remaining 6 bits used for data type

Register Name	Access	Local Address	Description
Data_ID_Rreg_emb	R/W	0x18	Data type in Low Level Protocol See CSI2 Specification for detiled explaination for nonimage data. 2 MSB for Virtual Channel Not to be used as a separate register is used for the same. Remaining 6 bits used for data type

Protocol layer can be programmed to use data Type from these register list or from embedded data type information in data stream

Register Name Data_selection_ctrl		Access R/W		Local Address		Description Virtual channel, Datatype selection and pixel width control register		
								Bit No Bit Name
[7:4]	Reserved		0000		Reserved			
3	Pixel width selection		0	0		Selection of pixel width 1 = Pixel width from I2C reg Pix_width_ctrl 0 = Pixel width extracted from data type decided with Data_selection_ctrl[2]		

	Data type	0	Selection of data type 0 = Data type from embedded short packets (readable in Data_ID_Wreg 0x11) 1 = Data type from I2C programmed register (Data_ID_Rreg)
1	VC[1]	0	Virtual channel, whose data to be retrieved and used in
0	VC[0]		subsequent steps. Data for other channel is to be discarded

Register Name		Access		Local Address		Description		
Frame_no	o_lsb	RO	30×	0x12		Frame numer LSByte from Frame sync short packet for CSI2 mode		
Bit No	Bit Name		Default Des Value		Descr	Description		
7	Bit 7	110	0		Bit 7 of frame number			
6	Bit 6		0		Bit 6 of frame number			
5	Bit 5		0		Bit 5 of frame number			
4	Bit 4		0		Bit 4 of frame number			
3	Bit 3		0		Bit 3 of frame number			
2	Bit 2		0		Bit 2 of frame number			
1	Bit 1		0		Bit1 of frame number			
0	Bit 0		0 Bit0 c		Bit0 c	it0 of frame number		

Register Name Frame_no_msb		RO		Local Address	Description	
				0x13	Frame number MSByte from Frame sync short packet for CSI2 mode	
Bit No	Bit Name		Default Descrivation		iption	
7	Bit 15		0	Bit 15 c	Bit 15 of frame number	
6	Bit 14	Ojyr.	0	Bit 14 c	Bit 14 of frame number	
5	Bit 13		0	Bit 13 of frame number		
4	Bit 12		0	Bit 12 c	Bit 12 of frame number	
3	Bit 11	1.C	0 Bit 11		Bit 11 of frame number	

2	Bit10	0	Bit 10 of frame number
1	Bit 9	0	Bit 9 of frame number
0	Bit 8	0	Bit 8 of frame number

	Register Name	Access	Access		Local Address		Description
Active_l	ine_no_lsb	R/W		0x1B			of active lines in image used for ression (LSB)
Bit No	Bit Name	Bit Name		Default Value		Description	
7	Bit 7		0	Me	Bit 7 of	active l	line number
6	Bit 6	Bit 6 Bit 5			Bit 6 of active line number		
5	Bit 5			N.	Bit 5 of	Bit 5 of active line number	
4	Bit 4	1	0		Bit 4 of active line number		
3	Bit 3	M	0		Bit 3 of active line number		ine number
2	Bit 2		0		Bit 2 of active line number		ine number
1	Bit 1	N	0		Bit1 of	Bit1 of active line number	
0	Bit 0				Bit0 of active line number		
OM	Register Name	Access		Loca	al Addre	s	Description
Active_l	Active_line_no _msb R/W				0x1A		umber of active lines in image used for compression (MSB)
Bit No Bit Name			Defaul Va	t	Descri	otion	COMITA
7	Bit 15		0	W	Bit 15	of active	line number
6	Bit 14		0		Bit 14 of active line number		

Register Name		Access		Loca	al Address	Description		
Active_li	ne_no _msb	R/W		0x1A	Kool	Number of active lines in image used for decompression (MSB)		
Bit No	Bit Name		Default Value		Description			
7	Bit 15		0		Bit 15 of active line number			
6	Bit 14		0		Bit 14 of active line number			
5	Bit 13		0		Bit 13 of active line number			
4	Bit 12		0		Bit 12 of a	ctive line number		
3	Bit 11		0		Bit 11 of a	ctive line number		
2	Bit10	-1/	0		Bit 10 of a	ctive line number		
1	Bit 9	$C_{O_{\lambda_1}}$	0		Bit9 of act	ive line number		
0	Bit 8	Bit 8		0		Bit8 of active line number		

Register Name		Access		Local Address		Description	
SOF_line_no_lsb		R/W		0x1D		Number of SOF lines in image used for decompression (LSB)	
Bit No	Bit Name		Default I Value		Description		
7	Bit 7		0		Bit 7 of SOF line number		
6	Bit 6		0		Bit 6 of SOF line number		
5	Bit 5		0		Bit 5 of SOF line number		
4	Bit 4		0		Bit 4 of SOF line number		
3	Bit 3	1	0		Bit 3 of So	OF line number	
2	Bit 2		0		Bit 2 of SOF line number		
1	Bit 1		0		Bit 1 of SOF line number		
0	Bit 0	0 Bit 0 of So			OF line number		

Register Name SOF_line_no _msb		Access R/W		Local Address 0x1C		Description Number of active lines in image used fo decompression (MSB)	
							Bit No
7	Bit 15		0		Bit 15 of SOF line number		
6	Bit 14		0		Bit 14 of SOF line number		
5	Bit 13		0		Bit 13 of SOF line number		
4	Bit 12		0		Bit 12 of SOF line number		
3	Bit 11		0		Bit 11 of SOF line number		
2	Bit10		0		Bit 10 of SOF line number		
1	Bit 9		0		Bit 9 of SOF line number		
0.140	Bit 8		0		Bit 8 of SOF line number		

Information classified Restricted Distribution - Do not copy (See last page for obligations)

Register Name Acces		Acces	s	Local Addres	Description
Pix_widt	h_ctrl	R/W		0x1E	Pixel width control
Bit No	Bit Name		Defaul Value	t Descri	ption
7	Reserved		0		May This A'CO Wild
6	Reserved	30%	0		MAY TON TON TON
5	Reserved	C_{O_2}	0	N.	MM 100 COM
4	Dcpx_en for active 0 pixel		Decom	pression enable for active data 0= Decompression OFF 1= Decompression ON	
3	Pix_width[3]	100	0	Pixel v	ridth control for active data
2	Pix_width[2]	00			
1	Pix_width[1]	1.7			
0	Pix_width[0]			CUL	

Register Name Access Pix_width_ctrl_emb R/W		Local Address		ddress	Description		
			0x1F		No of active lines in image used for decompression		
Bit No	Bit Name	M	Defa	ult /alue	Descri	ption	
7	Reserved	4 3	0		00	ico, William	
6	Reserved		0		100	CONTAIN	
5	Reserved		0		10	O. COLLIN	
4	Dcp0_en for emb pixel		0		Decompression enable for embeded data 0= Decompression OFF 1= Decompression ON		
3	Pix_width_emb	p[3]	0		Pixel width control for embedded data. This in		
2	Pix_width_emb	[2]]		will be used by STMIPID02 for recognizing the Pi- width in embedded lines of received stream.		
1	Pix_width_emb	[1]			Width	in conseduced times of Teccived stream.	
0	Pix_width_emb	[0]	1				

Register Name	Access	Local Address	Description

Data_field	_LSB	RO	0x21	LSB of ECC corrected data fiel
Bit No	Bit Name	Default Value	Description	M.1007.COM.1
7	Bit 7	0	LSB of ECC	corrected data field
6	Bit 6	M		
5	Bit 5		1	
4	Bit 4			
3	Bit 3	GOD, "		
2	Bit 2	COM		
1	Bit 1			
0	Bit 0			

Re	egister Name	Access		L	ocal Address	Description
Data_Fie	Data_Field_MSB RO		. 005	0x20		MSB of ECC cted data field
Bit No	Bit Name		Default Value		Description	M MAN
7	Bit 15		0	OS	MSB of ECC	corrected data field
6	Bit 14					
5	Bit 13			1.)		
4	Bit 12		N			
3	Bit 11			14		
2	Bit 10					
1	Bit 9	N				
0	Bit 8					

10 Electrical Characteristics

10.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DDE_1V8}	Digital I/O supply	-0.5 to +2.8	V
V _{DDIN_LDO}	Voltage regulator supply	-0.5 to +2.8	V
11.1	Voltage on any signal pin	-0.5 to (V _{DD} + 0.5)	٧
I _{DD}	Supply current	100	mA
MN.	Current on any signal pin	10	mA
T _{STO}	Storage temperature	-40 to +150	·°C
T _{LEAD}	Lead temperature (soldering, 10 s)	+260	°C

Caution:

Restricted Distribution

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

10.2 Operating conditions

Table 5. Operating conditions

Symbol	Parameter	Min	Тур	Max	Unit
V _{DDE_1V8}	Digital I/O supply	1.7	1.8	1.9	V
V _{DDIN_LDO}	Voltage regulator supply	1.7	1.8	1.9	V
T _A	Ambient temperature	-25		+70	°C
C _{REG}	LDO output load capacitor ESR <1Ω @ 100kHz	CO	1	N	μF
C _{EXT}	1.2V decoupling capacitor	200 3	10		nF

10.3 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
Rth(j-a)	Max. junction-ambient thermal resistance - VFBGA49 ⁽¹⁾	58.4	°C/W

^{1.} Typical, measured with the component mounted on an evaluation PC board in free air.

10.4 DC electrical characteristics

Over operating conditions unless otherwise specified.

Table 7. I/O electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур	Max.	Unit
V _{IL}	Input low voltage	I WHILL	-0.3	1.CO	0.3 V _{DD} ⁽¹⁾	V
V _{IH}	Input high voltage	W W	0.7 V _{DD} ⁽¹⁾	01.	V _{DD} ⁽¹⁾ + 0.3	V
V _{OL}	Output low voltage	I _{OL} < 2 mA I _{OL} < 3 mA on SDA,		1002	0.2 V _{DD} ⁽¹⁾	٧
V _{OH}	Output high voltage	-I _{OH} < 2 mA -I _{OH} < 3 mA on SDA	0.8 V _{DD} ⁽¹⁾	N.10	O. C.	V
I _{IL} /I _{IH}	Input leakage current Input pins I/O pins	V _{SS} < V _{IN} < V _{DD}			± 20 ± 10	μA μA
V _{EXTCLKDC}	Clock input amplitude, DC	DC coupled square wave	1.5	1.8	2.4	V
V _{EXTCLKAC}	Clock input amplitude, AC	AC coupled sine wave	0.5	1	1.2	Vpp
C _{IN}	SCL Input capacitance	$T_A = 25^{\circ} \text{ C, freq.} = 1 \text{ MHz}$		10	10	pF
C _{I/O}	SDA Input / output capacitance	$T_A = 25^{\circ} \text{ C, freq.} = 1 \text{ MHz}$	7		10	pF
C _{IN_MIPI}	Input capacitance (Dat _x P _y , Dat _x N _y , ClkP _x , ClkN _x)	A.TOO. S. CO. WILL			3 (TBD)	pF
C _{IN_DIG}	Input capacitance	41 Jan 21 Co. 1		2	N.	pF
C _{OUT_DIG}	Output capacitance	1. 100 . CO.		3		pF

^{1.} V_{DD} refers to the supply voltage (VDDE_1V8, VDDIN_LDO) to which the signal is referenced.

Table 8. Power supply specifications for VDDIN_LDO

Symbol	Parameter	Test conditions	Typ.	Max.	Unit
I _{DDPD}	V _{DD} supply current in power-down mode	V_{DD} = max; T_A = 25° C; XSDN < V_{IL}	5	TBD	μΑ
I _{DDBYPASS}	V _{DD} supply current in bypass mode	V _{DD} = max; Image format = RAW8 CSI Dual	25	TBD	mA
I _{DDNORMAL}	V _{DD} supply current in normal mode	V _{DD} = max; Image format = RAW8 CCP CSI Single CSI Dual	18 21 25	TBD	mA

Table 9. Power supply specifications for VDDE_1V8

Symbol	Parameter	Test Conditions	Тур.	Max.	Unit
I _{DDPD}	V _{DD} supply current in power-down mode	V_{DD} = max; T_A = 25° C; PDN < V_{IL}	5	TBD	μА
I _{DDBYPASS}	V _{DD} supply current in bypass mode	V _{DD} = max; CSI Dual	6	TBD	mA
I _{DDNORMAL}	V _{DD} supply current in normal mode	V _{DD} = max; Image format = RAW8 CCP CSI Single CSI Dual	12 14 30	TBD	mA

Table 10. CCP2 Class 2 receiver electrical characteristics⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{CMI_SMIA}	Input common mode voltage range	Embedded R _{TI} =100Ω±10%	0.65	0.95	1.15	V
V _{IDTH_SMIA}	Input differential threshold (V _P - V _N)	Embedded R _{TI} =100Ω±10%	+/-50		+/-200	mV
t _{PWRUP/}	Power-up/-down time	Embedded R _{TI} =100Ω±10%			20	μs
R _{TI}	Embedded termination resistance	COE	80	100	125	Ω

^{1.} For further information on CCP2, please refer to the SMIA 1.0 Part 2: CCP2 Specification.

Table 11. CSI-2 receiver electrical characteristics⁽¹⁾

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
	1	100				

1. For further information on CSI-2, please refer to the Approved Draft of MIPI Camera Serial Interface Version 2 (CSI-2).



10.5 AC electrical characteristics

10.5.1 EXTCLK

Restricted Distributio


42/52

V_{EXTCLKAC} and V_{EXTCLKDC} are defined in *Table 7: I/O electrical characteristics*.

Table 12. EXTCLK electrical characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{EXTCLK}	Clock frequency input 50% duty cycle - VDDE_1V8 referred	6	13	27	MHz

Figure 11. EXTCLK electrical characteristics







10.5.2 I2C slave timing (SCL, SDA)

Table 13. I2C slave timing

Symbol	Parameter	Min.	Тур.	Max.	Unit
f _{SCL}	SCL clock frequency	100	10 - 1 C	400	kHz
t _{LOW}	Clock pulse width low	1.3	100 .	COL	μѕ
t _{HIGH}	Clock pulse width high	0.6	1003	CON	μѕ
t _{BUF}	Bus free time between transmissions	1.3	W. F	1.0	μѕ
t _{HD.STA}	Start hold time	0.6	10	1.00	μs
t _{SU.STA}	Start set-up time	0.6		10	μs
t _{HD.DAT}	Data hold time	0.2		0.9	μs
t _{SU.DAT}	Data setup time	100	MILL	1003	ns
t _R	SCL / SDA rise time ⁽¹⁾			300	ns
t _F	SCL / SDA fall time ⁽¹⁾	1	MA	300	ns
t _{SU.STO}	Stop setup time	0.6		N 311	μs

^{1.} Measured from 0.3 to 0.7 or 0.7 to 0.3 V_DD







10.5.3 CCP2 serial receiver timing (DATA1P1/N1, CLKP1/N1 & DATA1P2/N2, CLKP2/N2)

Table 14. CCP2 serial receiver data/clock (Class 0) input timing

Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{DS}	Data setup time		.003	20jy.,	ns
t _{CKP}	Clock period	4.8			ns

Figure 13. CCP2 data/clock input timing





Table 15. CCP2 serial receiver data/strobe (Class 2) input timing


Symbol	Parameter	Min.	Тур.	Max.	Unit
t _{DS}	Data to strobe edge setup time	t _{CKP} -780	t _{CKP}	t _{CKP} +780	ps
t _{CKP}	Transmission clock period	1.56	-1		ns

Figure 14. CCP2 data/strobe input timing




10.5.4 Parallel output interface timing

Figure 15. Parallel output interface timing diagram - Inverted clock



Note: For Inverted clock mode the valid edge to capture is positive (rising) edge.

Figure 16. Parallel output interface timing diagram - Non inverted clock



Note: For Non-Inverted clock mode the valid edge to capture is negative (falling) edge.

For Raw6/Raw7 dual lane, the bandwith is limited to 800Mbps

Table 16. Parallel output interface timing

Symbol	Description	Conditions	Min.	Тур.	Max.	Unit
f _{PCLK}	PCLK frequency	M. M.	· N		200	MHz
D _{PCLK}	PCLK duty cycle	No Bypass: -for RAW6 Dual Lane -for RAW7 Dual Lane (Jittered clock) -for RAW7 Single lane	N. 100	50 66 50-60 57.14	COM COM:	%
	COBIL	Bypass and all other modes	45	50	55	

Parallel output interface timing

Symbol	Description	Conditions	Min.	Тур.	Max.	Uni
t _R	PCLK rise time (20% - 80%)	Load capacitance, C _L = 50pF	100	^[CO]	2.1	ns
t _{DV}	PCLK to output valid		0 (TBC)	10	2 (TBC)	ns

OOY.COM.TW



WWW.100

MMM.TOON.C

Restricted Distributi

WWW.100Y.CO


KINW 100Y.COM.

MMM. TOE

Application Schematics

The application schematic given below show example of STMIPID02 application with a CSI-2 sensor.

STMIPID02 with VB6962 (CSI-2) and VS6556 (CCP2) recommended schematic Figure 17.



Restricted Distributio

Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

VFBGA 3 mm x 3 mm x 1.0 mm 49 balls 0.4 mm pitch

Reference	Min.	Тур.	Max.	Unit
A ⁽¹⁾	Co, Vila		1.00	mm
A1	0.125			mm
A2	A. O.M.	0.615	A Million	mm
A3	M. M	0.18		mm
A4	1 CO >		0.45	mm
b ⁽²⁾	0.22	0.26	0.30	mm
D	2.95	3.00	3.05	mm
D1	N.Jan A.C	2.40		mm
E	2.95	3.00	3.05	mm
E1	100	2.40	N	mm
е		0.40		mm
F	14, 17,10	0.30		mm
ddd		20 x	0.08	mm
eee ⁽³⁾		.003	0.13	mm
fff ⁽⁴⁾		.10	0.04	mm

- VFBGA stands for Very Thin profile Fine Pitch Ball Grid Array.

 Very Thin profile: 0.80mm < A< = 1.00mm / Fine pitch: e < 1.00mm

 The maximum total package height is calculated by the following methodology: A2 Typ + A1 Typ + square-root(A1 +A3 +A4 tolerance values)
- The typical ball diameter before mounting is 0.25mm.
- The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above The axis of each ball must lie simultaneously in both tolerance zones.




Figure 18. VFBGA 3 mm x 3 mm x 1.0 mm 49 balls 0.4 mm pitch

Note:

Restricted Distribution

The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

PCB Layout Guide STMIPID02

13 PCB Layout Guide

Usual good PCB design rules should be observed for the layout of the STMIPID02.

Power and ground planes should be used to supply power to STMIPID02.

The high speed signal pairs (CLKP1, CLKN1), (DATA1P1, DATA1N1), (DATA2P1, DATA2N1), (CLKP2, CLKN2) and (DATA1P2; DATA1N2) should be routed as balanced transmission lines with a characteristic differential impedance (Zo_{diff}) of 100 Ω , and matched in length.

The difference of delay between Clock lane, Data lane1 and Data lane2 should be less than 5ps.

The total series resistance of the CSI line should be less than 5Ω .

For more details, please refer to the "MIPI Alliance Specification for D-PHY", version 0.90.00 - 8 October 2007, Section 7 "Interconnect and Lane Configuration" & Annex B "Interconnect Design Guidelines".

The output interface clock (PCLK) should be 50Ω adapted.

All passive components for the STMIPID02 should be placed in close proximity to the device, including the decoupling capacitors.

The recommended pull-up value of the I2C is in a range of 2480Ω to 2780Ω for a bus load capacitance below 100pF

The recommended capacitor values are:

10 nF on VDD1V2

- 100 nF on VDDIN_LDO and VDDE_1V8
- 1uF (low ESR <1 Ω) on VDDOUT_LDO



14 ESD Characterisctics

The device ESD sensitivity is compliant with the following specifications:

- JEDS22 A114D (Human Body Model) +/-2 kV (class 2 compliant)
- JESD22-C101C (Charge Device Model) +/-500 V (class III compliant)

15 Ordering information

Table 18. Ordering information

Order code	Package
STMIPID02	VFBGA 49pin 3.0mm x 3.0mm x1.0mm F7x7 0.4mm pitch, 0.25mm ball package.

16 Revision history

Table 19. Document revision history

Date	Revision	Changes	
Nov-2008	0.1	Initial draft release	
Nov-2008	0.2	Draft corrections	W. A.
Dec-2008	0.3	Draft corrections	
Dec-2008	0.4	Corrections on PCB layout guide	
Jan-2009	0.5	Major corrections	
Feb-2009	0.6	Major updates	
Feb-2009	0.7	Registers description and OIF timings update	

CONFIDENTIALITY OBLIGATIONS:

This document contains sensitive information.

Its distribution is subject to the signature of an Non-Disclosure Agreement (NDA) It is classified "RESTRICTED DISTRIBUTION".

At all times you should comply with the following security rules (Refer to NDA for detailed obligations):

Do not copy or reproduce all or part of this document Keep this document locked away

Further copies can be provided on a "need to know basis", please contact your local ST sales office.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/

formation classified Restricted Distribution - Do not copy (See last page for obligations)