

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Data Sheet October 31, 2005 FN2956.3


CMOS Universal Asynchronous Receiver Transmitter (UART)

The HD-6402 is a CMOS UART for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5-bit code.

The HD-6402 can be used in a wide range of applications including modems, printers, peripherals and remote data acquisition systems. Utilizing the Intersil advanced scaled SAJI IV CMOS process permits operation clock frequencies up to 8.0MHz (500K Baud). Power requirements, by comparison, are reduced from 300mW to 10mW. Status logic increases flexibility and simplifies the user interface.

Pinout

HD-6402 (PDIP, CERDIP) TOP VIEW



Features

- 8.0MHz Operating Frequency (5962-9052502)
- 2.0MHz Operating Frequency (HD3-6402R)
- · Low Power CMOS Design
- · Programmable Word Length, Stop Bits and Parity
- · Automatic Data Formatting and Status Generation
- Compatible with Industry Standard UARTs
- · Single +5V Power Supply
- CMOS/TTL Compatible Inputs
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Ordering Information


PACKAGE	TEMP RANGE (°C)	2MHz = 125K BAUD	8MHz = 500K BAUD	PKG. DWG. #
PDIP	-40 to +85	HD3-6402R-9	"M.	E40.6
PDIP* (Pb-free)	-40 to +85	HD3-6402R-9Z (Note)	Y.COM.	E40.6
CERDIP - SMD#	-55 to +125	NW.10	5962- 9052502MQA	F40.6

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Functional Diagram



Control Definition

10 1U	COI	NTROL W	ORD	-111	CON	CHARACT	ER FORMAT	=1 CO
CLS 2	CLS 1	PI	EPE	SBS	START BIT	DATA BITS	PARITY BIT	STOP BITS
0	0 (0	0	0	1, CU	5	ODD	1.0
0	000	0	0	1	1001	5	ODD	1.5
0	0.7	0	1	0	17.0	5	EVEN	1007
0	700	0	1	1	1.1.1	5	EVEN	1.5
0	0	1	X	0	1007	5	NONE	W 100 3
0	0		X	1	1 1	5	NONE	1.5
0	-x1 100 x	0	0	0	100	6	ODD	1.1
0	1 00	0	0	1	1	6	ODD	2
0	1,100	0-	1	0	1111	6	EVEN	N VY
0	1,10	0	1	1	1,10	6	6 EVEN	
0	Y	1 C	X	0	W 1	6	NONE	1 1
0	1.11	JV 1	X	1	1.1.1	6	NONE	2
1	0	0	0	0	11 1	7	ODD	1
1	0	0	0	1	11111	7 (ODD	2
1	0	0	1	0	1	1007	EVEN	1
1	0	0	7.04	1	1	7	EVEN	2
1	0	1100	X	0	1	7	NONE	11
1	0	1,0	X	(11)	1	703.	NONE	2
1	1	0	0	0	1	8	ODD	1
1	1	0	0 0	1.1	1	8	ODD	2
1	1	0	1.0	0	1	8	EVEN	1
1	1	0	1 1	ONT	1	8	EVEN	2
1	1	1	X	0	1	8	NONE	1
1	1	1111	X	CO7'	N 1	8	NONE	2

WWW.100

WWW.100Y.COM.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Pin Description

MMM.100X.COM.

100Y.COM.TW

PIN	TYPE	SYMBOL	DESCRIPTION	PIN	TYPE	SYMBOL	
1		V _{CC} †	Positive Voltage Supply	24	0	TRE	A high leve
2		NC	No Connection		TW.	700	TY indicat
3		GND	Ground	0.5		TD0	ter includi
4	W	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding out-puts RBR1-RBR8	25 26	0	TRO	Character rially at the Character
5	0	RBR8	to high impedance state. The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word for-	20		W.10	BUFFER character
		N	mats less than 8 characters are right justified to RBR1.	l	-31	WW.	6 inputs a grammed
6	0	RBR7	See Pin 5-RBR8	27	NN.	TBR2	See Pin 2
7	0	RBR6	See Pin 5-RBR8	28		TBR3	See Pin 2
8	0	RBR5	See Pin 5-RBR8	29	'	TBR4	See Pin 2
9	0	RBR4	See Pin 5-RBR8	30	l	TBR5	See Pin 2
10	0	RBR3	See Pin 5-RBR8	31	I	TBR6	See Pin 2
11	0	RBR2	See Pin 5-RBR8	32	ı	TBR7	See Pin 2
12	0	RBR1	See Pin 5-RBR8	33	- 1	TBR8	See Pin 2
13	0	PE	A high level on PARITY ERROR indicates received parity does not match parity programmed by control bits. When parity is inhibited this output is low.	34	I	CRL	A high level loads the control wo CRL may
14	0	CEM	A high level on FRAMING ERROR indicates the first stop bit was invalid.	35		PI	A high level eration, pa
15	00°	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer	36	L/N	SBS	A high lev stop bits fo other leng
16	V.10	SFD	register. A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.	37	T.I.	CLS2	These inp LENGTH (CLS1 high high 7 bits
17		RRC	The Receiver register clock is 16X the receiver	38	~ K	CLS1	See Pin 3
		100	data rate.	39		EPE	When PI i
18	I	DRR	A low level on DATA RECEIVED RESET clears the data received output DR to a low level.	39	OM	Terr	ENABLE (
19	0	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.	40	CO	TRC	The TRAN
20		RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.			decouplin ended.	ng capacito
21	1	MR	A high level on MASTER RESET clears PE, FE, OE and DR to a low level and sets the transmitter				
			register empty (TRE) to a high level 18 clock cycles after MR falling edge. MR does not clear the receiver buffer register. This input must be pulsed at least				
			once after power up. The HD-6402 must be master reset after power up. The reset pulse should meet				
		1	V _{IH} and t _{MR} . Wait 18 clock cycles after the falling edge of MR before beginning operation.				
22	0	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.				
23	I	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL initiates data transfer to the transmitter register. If busy, transfer is automatically delayed so that the two characters are transmitted end to end.				

PIN	TYPE	SYMBOL	DESCRIPTION
24	0	TRE	A high level on TRANSMITTER REGISTER EMP- TY indicates completed transmission of a charac- ter including stop bits.
25	0	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26		TRB1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8 bits the TBR8, 7 and 6 inputs are ignored corresponding to their programmed word length.
27	1	TBR2	See Pin 26-TBR1.
28	1	TBR3	See Pin 26-TBR1.
29	- 1	TBR4	See Pin 26-TBR1.
30	- 1	TBR5	See Pin 26-TBR1.
31	ı	TBR6	See Pin 26-TBR1.
32	- 1	TBR7	See Pin 26-TBR1.
33	- 1	TBR8	See Pin 26-TBR1.
34	ı	CRL	A high level on CONTROL REGISTER LOAD loads the control register with the control word. The control word is latched on the falling edge of CRL. CRL may be tied high.
35		PI	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
36	ZW.	SBS	A high level on STOP BIT SELECT selects 1.5 stop bits for 5 character format and 2 stop bits for other lengths.
37	T	CLS2	These inputs program the CHARACTER LENGTH SELECTED (CLS1 low CLS2 low 5 bits) (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2 high 7 bits) (CLS1 high CLS2 high 8 bits.)
38		CLS1	See Pin 37-CLS2.
39	OM	EPE	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
40		TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.


WWW.100Y.COM.TW $\dagger~A~0.1 \mu F$ decoupling capacitor from the $V_{\mbox{\footnotesize CC}}$ pin to the GND is -..μ- αecoup recommended. MMM.100 WW.100X.CO

NW.100Y.COM.TW

WWW.100T.COM.TW WWW.100Y.COM.T

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



Transmitter Operation

The transmitter section accepts parallel data, formats the data and transmits the data in serial form on the Transmitter Register Output (TRO) terminal (See serial data format). Data is loaded from the inputs TBR1-TBR8 into the Transmitter Buffer Register by applying a logic low on the Transmitter Buffer Register Load ($\overline{\text{TBRL}}$) input (A). Valid data must be present at least t_{set} prior to and t_{hold} following the rising edge of $\overline{\text{TBRL}}$. If words less than 8 bits are used, only the least significant bits are transmitted. The character is right justified, so the least significant bit corresponds to TBR1 (B).

The rising edge of TBRL clears Transmitter Buffer Register Empty (TBRE). 0 to 1 Clock cycles later, data is transferred to the transmitter register, the Transmitter Register Empty (TRE) pin goes to a low state, TBRE is set high and serial data information is transmitted. The output data is clocked by Transmitter Register Clock (TRC) at a clock rate 16 times the data rate. A second low level pulse on TBRL loads data into the Transmitter Buffer Register (C). Data transfer to the transmitter register is delayed until transmission of the current data is complete (D). Data is automatically transferred to the transmitter register and transmission of that character begins one clock cycle later.




FIGURE 1. TRANSMITTER TIMING (NOT TO SCALE)

Receiver Operation

Data is received in serial form at the Receiver Register Input (RRI). When no data is being received, RRI must remain high. The data is clocked through the Receiver Register Clock (RRC). The clock rate is 16 times the data rate. A low level on Data Received Reset (DRR) clears the Data Receiver (DR) line (A). During the first stop bit data is transferred from the Receiver Register to the Receiver Buffer Register (RBR) (B). If the word is less than 8 bits, the unused most significant bits will be a logic low. The output

character is right justified to the least significant bit RBR1. A logic high on Overrun Error (OE) indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. One clock cycle later DR is reset to a logic high, and Framing Error (FE) is evaluated (C). A logic high on FE indicates an invalid stop bit was received, a framing error. A logic high on Parity Error (PE) indicates a parity error.




FIGURE 3. SERIAL DATA FORMAT

Start Bit Detection

The receiver uses a 16X clock timing. The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion (A). The center of the start bit is defined as clock count 7 1/2. If the receiver clock is a

symmetrical square wave, the center of the start bit will be located within $\pm 1/2$ clock cycle, $\pm 1/32$ bit or 3.125% giving a receiver margin of 46.875%. The receiver begins searching for the next start bit at the center of the first stop bit.




FIGURE 4.

Interfacing with the HD-6402




FIGURE 5. TYPICAL SERIAL DATA LINK

HD-6402

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Absolute Maximum Ratings

Input, Output or I/O Voltage Applied GND -0.5V to V_{CC} +0.5V Storage Temperature Range -65°C to +150°C Junction Temperature+175°C Lead Temperature (Soldering 10s) +300°C Typical Derating Factor 1mA/MHz Increase in ICCOP

Thermal Information

Thermal Resistance (Typical)	AL_{Θ}^{Θ}	^θ JC 12 ⁰ C/W
CERDIP Package	50°C/W	12°C/W
PDIP Package*	50°C/W	N/A
Gate Count		.1643 Gates
*Pb-free PDIPs can be used for through	hole wave solde	er processing
only. They are not intended for use in R	eflow solder pro	ocessing
applications.		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Temperature Range HD3-6402R-9.....

WWW.100Y.COM.

DC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C (HD3-6402R-9)

717	LM MM. 1007.	LIM	ITS		CONDITIONS		
SYMBOL	PARAMETER	MIN	MAX	UNITS			
V _{IH}	Logical "1" Input Voltage	2.0	TW-	V	V _{CC} = 5.5V		
V _{IL}	Logical "0" Input Voltage	LI COM	0.8	V	V _{CC} = 4.5V		
17.11	Input Leakage Current	-1.0	1.0	μА	V_{IN} = GND or V_{CC} , V_{CC} = 5.5 V		
V _{OH}	Logical "1" Output Voltage	3.0 V _{CC} -0.4	M.T.W	V	I_{OH} = -2.5mA, V_{CC} = 4.5V I_{OH} = -100 μ A		
V _{OL}	Logical "0" Output Voltage	700 5.	0.4	V	I _{OL} = +2.5mA, V _{CC} = 4.5V		
lo	Output Leakage Current	-1.0	1.0	μΑ	V_O = GND or V_{CC} , V_{CC} = 5.5V		
ICCSB	Standby Supply Current	N.100Y.	100	μА	V _{IN} = GND or V _{CC} ; V _{CC} = 5.5V, Output Open		
ICCOP	Operating Supply Current (See Note)	1.100x	2.0	mA	V _{CC} = 5.5V, Clock Freq. = 2MHz, V _{IN} = V _{CC} or GND, Outputs Open		

NOTE: Guaranteed, but not 100% tested

Capacitance $T_A = +25^{\circ}C$


	TW	WW TIOOY.COMITY	LIMIT	01.0
PARAMETER	SYMBOL	CONDITIONS	TYPICAL	UNITS
nput Capacitance	CIN	Freq. = 1MHz, all measurements are referenced to device GND	25	pF
Output Capacitance	COUT	- GIND	25	pF


AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C (HD3-6402R-9)

	PARAMETER	LIMITS	LIMITS HD-6402R		LIMITS HD-6402B		MMM	
SYMBOL		MIN	MAX	MIN	MAX	UNITS	CONDITIONS	
(1) fCLOCK	Clock Frequency	D.C.	2.0	D.C.	8.0	MHz	C _L = 50pF	
(2) t _{PW}	Pulse Widths, CRL, DRR, TBRL	150	- 1	75	001.	ns	See Switching Waveform	
(3) t _{MR}	Pulse Width MR	150	- 1	150	100 X.	ns	IN MALL	
(4) t _{SET}	Input Data Setup Time	50	-	20	ZooY.	ns	TW WW	
(5) t _{HOLD}	Input Data Hold Time	60	-	20	1.12	ns	WW WY	
(6) t _{EN}	Output Enable Time	UM^{-1}	160	-131	35	ns	M. I	

Switching Waveforms

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw








FIGURE 6. DATA INPUT CYCLE

FIGURE 7. CONTROL REGISTER LOAD CYCLE

FIGURE 8. STATUS FLAG OUTPUT
ENABLE TIME OR DATA
OUTPUT ENABLE TIME

A.C. Testing Input, Output Waveform




FIGURE 9.

NOTE: A.C. Testing: All input signals must switch between V_{IL} - 50% V_{IL} and V_{IH} + 20% V_{IH}. Input rise and fall times are driven at 1ns/V.

Test Circuit




FIGURE 10.

NOTE: Includes stray and jig capacitance, C_I = 50pF.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com