

Logic-Input CMOS Quad Drivers


Features

- · High Peak Output Current: 1.2 A
- · Wide Operating Range:
 - 4.5 V to 18 V
- · Symmetrical Rise/Fall Times: 25 nsec
- · Short, Equal Delay Times: 75 nsec
- Latch-proof. Will Withstand 500 mA Inductive Kickback
- · 3 Input Logic Choices:
 - AND / NAND / AND + Inv
- ESD Protection on All Pins: 2 kV

Applications

- · General Purpose CMOS Logic Buffer
- · Driving All Four MOSFETs in an H-Bridge
- · Direct Small Motor Driver
- · Relay or Peripheral Drivers
- · CCD Driver
- · Pin-Switching Network Driver

Package Types



General Description

The TC4467/TC4468/TC4469 devices are a family of four-output CMOS buffers/MOSFET drivers with 1.2 A peak drive capability. Unlike other MOSFET drivers, these devices have two inputs for each output. The inputs are configured as logic gates: NAND (TC4467), AND (TC4468) and AND/INV (TC4469).


The TC4467/TC4468/TC4469 drivers can continuously source up to 250 mA into ground referenced loads. These devices are ideal for direct driving low current motors or driving MOSFETs in a H-bridge configuration for higher current motor drive (see Section 5.0 for details). Having the logic gates onboard the driver can help to reduce component count in many designs.

The TC4467/TC4468/TC4469 devices are very robust and highly latch-up resistant. They can tolerate up to 5 V of noise spiking on the ground line and can handle up to 0.5 A of reverse current on the driver outputs.

The TC4467/4468/4469 devices are available in commercial, industrial and military temperature ranges.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Logic Diagrams



COM.TW

WWW.100Y.C

1.0 **ELECTRICAL** CHARACTERISTICS

Absolute Maximum Ratings†

	+20 V
Input Voltage	(GND -5 V) to (V _{DD} $+0.3$ V)
Package Power Dissipation: (7	Γ _A ≤ 70°C)
PDIP	800 mW
CERDIP	840 mW
SOIC	760 mW
Package Thermal Resistance:	
CERDIP R _{e.I-A}	100°C/W
CERDIP R _{0.J-C}	23°C/W
	80°C/W
DDID D	250044
SOIC R _{θ,J-A}	95°C/W
SOIC R _{0J-C}	95°C/W
Operating remperature Name	
C Version	0°C to +70°C
E Version	40°C to +85°C
M Version	55°C to +125°C
Maximum Chip Temperature	+150°C
	65°C to +150°C

†Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. WW.100Y.COM.T

ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless	otherwise	noted, $T_A = +25$	°C, with	$4.5 \text{ V} \leq \text{V}_{\text{I}}$	_{DD} ≤ 18 V	NW.100 COM.1
Parameters	Sym	Min	Тур	Max	Units	Conditions
Input	W.	M. 100X.		TW		N. 1007.
Logic 1, High Input Voltage	V _{IH}	2.4	$C_{D_{p_{\alpha}}}$	V_{DD}	V	Note 3
Logic 0, Low Input Voltage	V _{IL}	MATION	o co	0.8	V	Note 3
Input Current	I _{IN}	-1.0	-60	+1.0	μΑ	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$
Output		WW -110	01.0	TIMO	N	W 1001.
High Output Voltage	V _{OH}	$V_{DD} - 0.025$	nat.C	_ <	V	I _{LOAD} = 100 μA (Note 1)
Low Output Voltage	V _{OL}	THE STATE OF THE S	-	0.15	V	I _{LOAD} = 10 mA (Note 1)
Output Resistance	R _O		10	15	Ω	I_{OUT} = 10 mA, V_{DD} = 18 V
Peak Output Current	I _{PK}	1	1.2	-	Α	W. 100,
Continuous Output Current	I _{DC}	4111	100	300	mA	Single Output
TWW.Ive CO	N		W.	500	47	Total Package
Latch-Up Protection Withstand Reverse Current	M. T.	- M	500	00 \(\frac{1}{2}\).C(mA	$4.5 \text{ V} \le \text{V}_{DD} \le 16 \text{ V}$
Switching Time (Note 1)	OM	N V	MAN	. May	OF T	TW WWW
Rise Time	t_{R}	_	15	25	nsec	Figure 4-1
Fall Time	t _F	_	15	25	nsec	Figure 4-1
Delay Time	t _{D1}		40	75	nsec	Figure 4-1
Delay Time	t _{D2}	TW-	40	75	nsec	Figure 4-1
Power Supply	A COD	T. N	411	MN.To	N.C	M. W.
Power Supply Current	Is	7.7.	1.5	4	mA	OM.
Power Supply Voltage	V_{DD}	4.5	- 1	18	00V	Note 2

Note Totem pole outputs should not be paralleled because the propagation delay differences from one to the other could cause one driver to drive high a few nanoseconds before another. The resulting current spike, although short, may decrease the life of the device. Switching

When driving all four outputs simultaneously in the same direction, VDD will be limited to 16 V. This reduces the chance that internal dv/dt will cause high-power dissipation in the device.

The input threshold has approximately 50 mV of hysteresis centered at approximately 1.5 V. Input rise times should be kept below 5 µsec to avoid high internal peak currents during input transitions. Static input levels should also be maintained above the maximum, or below the minimum, input levels specified in the "Electrical Characteristics" to avoid increased power dissipation in the device.

ELECTRICAL SPECIFICATIONS (OPERATING TEMPERATURES)

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input	ost CO	N. T.	VV.	MM·	ov.C	O.M.
Logic 1, High Input Voltage	V _{IH}	2.4	_	11 1 1.)	V	Note 3
Logic 0, Low Input Voltage	V _{IL}	W.IN	_ \	0.8	70 A	Note 3
Input Current	I _{IN}	-10	_	10	μA	$0 \text{ V} \leq V_{IN} \leq V_{DD}$
Output	.Io	COM. WA		WW	N	V.CO. TW
High Output Voltage	V _{OH}	V _{DD} - 0.025	_	- TAN	V	I _{LOAD} = 100 μA (Note 1)
Low Output Voltage	V _{OL}	0 <u>4</u> 1.7.1	_	0.30	VIO	I _{LOAD} = 10 mA (Note 1)
Output Resistance	R _O	1.00	20	30	Ω	I _{OUT} = 10 mA, V _{DD} = 18 V
Peak Output Current	I _{PK}	ON.CO	1.2	-4	Α	OOY.CO. STW
Continuous Output Current	I _{DC}	T COM	-XX	300	mA	Single Output
	1 - TV 1	002.	17.	500	T X	Total Package
Latch-Up Protection Withstand Reverse Current	MAI.	1001 CO	500	_	mA	4.5 V ≤ V _{DD} ≤ 16 V
Switching Time (Note 1)	- T	N.100 - CC	Mir	« 1	-11	IW. IOON.
Rise Time	t _R	M 100 Y.	15	50	nsec	Figure 4-1
Fall Time	t _F	110 Y.C	15	50	nsec	Figure 4-1
Delay Time	t _{D1}	W	40	100	nsec	Figure 4-1
Delay Time	t _{D2}	WW.Too	40	100	nsec	Figure 4-1
Power Supply		100 x	100	VIII	_	W.100 COM.
Power Supply Current	I _S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.5	8	mA	M. 1001.
Power Supply Voltage	V _{DD}	4.5	ALCU	18	V	Note 2

Totem pole outputs should not be paralleled because the propagation delay differences from one to the other could cause one driver to drive high a few nanoseconds before another. The resulting current spike, although short, may decrease the life of the device. Switching times are ensured by design.

TRUTH TABLE

Part No.	No. TC4467 NAND			TC4468 AND				TC4469 AND/INV				
Inputs A	H)U	H	T.E	L L	Н	N.HU0	Lo	W.F	Н	Н	MTan	L-(
Inputs B	H	N.F.	H	L	H	L10	Н	LIV	Н	Ţ.,	H10	10 1
Outputs TC446X	MA	AHC.	Hart	ŃН	H	A A L	ML.C	Lo	W I	HN		001

WWW.100X.C

When driving all four outputs simultaneously in the same direction, V_{DD} will be limited to 16 V. This reduces the chance that internal dv/dt will cause high-power dissipation in the device.

The input threshold has approximately 50 mV of hysteresis centered at approximately 1.5 V. Input rise times should be kept below 5 µsec to avoid high internal peak currents during input transitions. Static input levels should also be maintained above the maximum, or below the minimum, input levels specified in the "Electrical Characteristics" to avoid increased power dissipation in the device.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: $T_A = +25^{\circ}C$, with 4.5 V $\leq V_{DD} \leq 18$ V.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-3: Rise/Fall Times vs. Temperature.




FIGURE 2-4: Fall Time vs. Supply Voltage.




FIGURE 2-5: Fall Time vs. Capacitive Load.




FIGURE 2-6: Propagation Delay Time vs. Supply Voltage.

2.0 TYPICAL PERFORMANCE CURVES (CONTINUED)

 $T_A = +25$ °C, with 4.5 V \leq V_{DD} \leq 18 V.




FIGURE 2-7: Times.

Input Amplitude vs. Delay




FIGURE 2-8: Quiescent Supply Current vs. Supply Voltage.




FIGURE 2-9: Resistance.

High-State Output

WWW.100Y.C




FIGURE 2-10: Propagation Delay Times vs. Temperatures.





FIGURE 2-11: Quiescent Supply Current vs. Temperature.



WWW.100Y.COM.TW

FIGURE 2-12: Resistance.

Low-State Output

2.0 TYPICAL PERFORMANCE CURVES (CONTINUED)

(Load on single output only).




FIGURE 2-13: Supply Current vs. Capacitive Load.




FIGURE 2-14: Supply Current vs. Capacitive Load.




FIGURE 2-15: Supply Current vs. Capacitive Load.




FIGURE 2-16: Supply Current vs. Frequency.





FIGURE 2-17: Supply Current vs. Frequency.



Supply Current vs. **FIGURE 2-18:** Frequency. WWW.100Y.COM.TW

3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN FUNCTION TABLE

14-Pin PDIP, 16-Pin SOIC CERDIP (Wide)		Description					
Symbol	Symbol	N.CO.T. WWW.100Y.COM.TW					
1A 1A	Input A for Driver 1, TTL/CMOS Compatible Input						
1B	1B	Input B for Driver 1, TTL/CMOS Compatible Input					
2A	2A	Input A for Driver 2, TTL/CMOS Compatible Input					
2B	2B	Input B for Driver 2, TTL/CMOS Compatible Input					
3A	3A	Input A for Driver 3, TTL/CMOS Compatible Input					
3B	3B	Input B for Driver 3, TTL/CMOS Compatible Input					
GND	GND	Ground					
ON CONTRACT	GND (()	Ground					
4A ()	4A	Input A for Driver 4, TTL/CMOS Compatible Input					
4B	4B	Input B for Driver 4, TTL/CMOS Compatible Input					
4Y	4Y	Output for Driver 4, CMOS Push-Pull Output					
3Y	3Y	Output for Driver 3, CMOS Push-Pull Output					
2Y	2Y	Output for Driver 2, CMOS Push-Pull Output					
1Y C	1Y	Output for Driver 1, CMOS Push-Pull Output					
V_{DD}	V_{DD}	Supply Input, 4.5 V to 18 V					
100 -	V_{DD}	Supply Input, 4.5 V to 18 V					

W.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.T

WWW.100Y

4.0 DETAILED DESCRIPTION

4.1 Supply Bypassing

Large currents are required to charge and discharge large capacitive loads quickly. For example, charging a 1000 pF load to 18 V in 25 nsec requires 0.72 A from the device's power supply.

To ensure low supply impedance over a wide frequency range, a 1 μ F film capacitor in parallel with one or two low-inductance, 0.1 μ F ceramic disk capacitors with short lead lengths (<0.5 in.) normally provide adequate bypassing.

4.2 Grounding

The TC4467 and TC4469 contain inverting drivers. Potential drops developed in common ground impedances from input to output will appear as negative feedback and degrade switching speed characteristics. Instead, individual ground returns for input and output circuits, or a ground plane, should be used.

4.3 Input Stage

The input voltage level changes the no-load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5 mA current source load. With logic "0" outputs, maximum quiescent supply current is 4 mA. Logic "1" output level signals reduce quiescent current to 1.4 mA, maximum. Unused driver inputs must be connected to V_{DD} or V_{SS}. Minimum power dissipation occurs for logic "1" outputs.

The drivers are designed with 50 mV of hysteresis, which provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5 V, making any voltage greater than 1.5 V, up to V_{DD} , a logic "1" input. Input current is less than 1 μ A over this range.

4.4 Power Dissipation

The supply current versus frequency and supply current versus capacitive load characteristic curves will aid in determining power dissipation calculations. Microchip Technology's CMOS drivers have greatly reduced quiescent DC power consumption.

Input signal duty cycle, power supply voltage and load type influence package power dissipation. Given power dissipation and package thermal resistance, the maximum ambient operating temperature is easily calculated. The 14-pin plastic package junction-to-ambient thermal resistance is 83.3°C/W. At +70°C, the package is rated at 800 mW maximum dissipation. Maximum allowable chip temperature is +150°C.

Three components make up total package power dissipation:

- 1. Load-caused dissipation (P_I).
- 2. Quiescent power (PO).
- 3. Transition power (P_T) .

A capacitive-load-caused dissipation (driving MOSFET gates), is a direct function of frequency, capacitive load and supply voltage. The power dissipation is:

EQUATION

$$P_L = fCV_S^2$$

f = Switching Frequency

C = Capacitive Load

 $V_S = Supply Voltage$

A resistive-load-caused dissipation for groundreferenced loads is a function of duty cycle, load current and load voltage. The power dissipation is:

EQUATION

$$P_L = D(V_S - V_L)I_L$$

D = Duty Cycle

 $V_S = Supply Voltage$

 $V_L = Load\ Voltage$

 $I_L = Load Current$

A resistive-load-caused dissipation for supplyreferenced loads is a function of duty cycle, load current and output voltage. The power dissipation is

EQUATION

$$P_L = DV_O I_L$$

D = Duty Cycle

 $V_O = Device Output Voltage$

 $I_L = Load Current$

Quiescent power dissipation depends on input signal duty cycle. Logic HIGH outputs result in a lower power dissipation mode, with only 0.6 mA total current drain (all devices driven). Logic LOW outputs raise the current to 4 mA maximum. The quiescent power dissipation is:

EQUATION

$$P_{O} = V_{S}(D(I_{H}) + (1 - D)I_{L})$$

 $I_H = Quiescent Current with all outputs LOW (4 mA max.)$

 $I_L = Quiescent Current with all outputs HIGH (0.6 mA max.)$

D = Duty Cycle

 $V_S = Supply Voltage$

Transition power dissipation arises in the complimentary configuration (TC446X) because the output stage N-channel and P-channel MOS transistors are ON simultaneously for a very short period when the output changes. The transition power dissipation is approximately:

EQUATION

$$P_T = fV_s(10 \times 10^{-9})$$

C = 1000 pF Capacitive Load

 $V_S = 15 V$

D = 50%

 $f = 200 \, kHz$

 $P_D = Package Power Dissipation$

 $= P_L + P_O + P_T$

= 45mW + 35mW + 30mW

= 110mW

Package power dissipation is the sum of load, quiescent and transition power dissipations. An example shows the relative magnitude for each term:

Maximum operating temperature is:

EQUATION

$$T_J - \theta_{JA}(P_D) = 141^{\circ}C$$

 $T_J = Maximum \ allowable junction temperature$ (+150°C)

 θ_{JA} = Junction-to-ambient thernal resistance (83.3°C/W) 14-pin plastic package

Note: Ambient operating temperature should not exceed +85°C for "EJD" device or +125°C for "MJD" device.





FIGURE 4-1: Switching Time Test Circuit.

5.0 APPLICATIONS INFORMATION



Stepper Motor Drive. FIGURE 5-1:






FIGURE 5-2: Quad Driver For H-bridge Motor Control. WWW.100Y.COM

WWW.100Y.C


6.0 PACKAGING INFORMATION

6.1 Package Marking Information











16-Lead SOIC (300 mil)







Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

WWW.100Y.C

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code.

14-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



OUX.	Units	1100	INCHES*	1.11	MI	LLIMETERS	11.
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	- AN 10	14	M. I	*	14	JU -
Pitch	р	11/1/4	.100	TW		2.54	UUX.
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015	. 1	Olar	0.38	TATE OF THE PARTY	
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

WWW.100Y.C


.010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-005


[§] Significant Characteristic

14-Lead Ceramic Dual In-line - 300 mil (CERDIP)



WWW.100Y.C

16-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



-1 COM	Units	its INCHES*			MI	LLIMETERS	V.Co.
Dimens	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	MALL	16	TW	4/1	16	W.
Pitch	р	-4.M.T	.050	Mr.		1.27	-7 C
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	N D	.398	.406	.413	10.10	10.30	10.49
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Parameter § Significant Characteristic	NI.		MMM.	100 Y.C	OM. TV	N	MMA
Notes: Dimensions D and E1 do not in .010" (0.254mm) per side. JEDEC Equivalent: MS-013	clude mold f	lash or protro	usions. Mold t	lash or protru	isions shall n	ot exceed	

^{*} Controlling Parameter

Notes:

WWW.100Y.C

Drawing No. C04-102

[§] Significant Characteristic

WWW.100X

WWW.100Y.COM.T

NOTES:

W.100Y.COM.TW

WWW.100Y.C

COM.TW

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	Name	MANA COM
	Company	N NWW.Ino. COM.
	Address	
	City / State / ZIP / Country	III WANTON COMP.
	Telephone: ()	FAX: ()
	cation (optional):	
Would	d you like a reply?YN	
		umber: DS21425B
	X.Co. TW WWW. 100X.C	
Quest	tions:	
1. W	/hat are the best features of this document?	
WW	TOOK COME TWO WAYS	MY COM TW WWW. 100 Y. COM TW
2. Ho	ow does this document meet your hardware a	nd software development needs?
11	N.M. TOO ST. COM. T. W.W.M.	THOUSE CONT.
3. Do	o you find the organization of this data sheet e	easy to follow? If not, why?
	M. 100 r. CONTIA	COM: TOWN TOWN COM
4. W	/hat additions to the data sheet do you think w	ould enhance the structure and subject?
	WWW.100Y.COM.TW	WW.100Y. COM.TW
	MAN TOOK COWILM	M. 1001. CONT. L. M. M. 1003
5. W	/hat deletions from the data sheet could be ma	ade without affecting the overall usefulness?
		WWW.100X.COM.TW WW.100X
	MANA TOOK CO. T.A.	WWW.100Y.COMITW WWW.100
6. Is	there any incorrect or misleading information	(what and where)?
	MMM:100X:COMETM	WWW.100X.COM
_	MAM. TON COM. TH	MAMMY COMPLEM MAMMY
— 7. Но	low would you improve this document?	MAN W. COM. LAM MAN
	at WW.10° ov. COM. 1	
	AMM. TONE COMP.	M MANY CONTRA
8. Ho	ow would you improve our software, systems,	and silicon products?
J. 110	on Today you improve our donward, systems,	THE TOTAL CONCESSION OF THE PERSON OF THE PE
	M. M. Mod. CON	1.71 W. 1.001.
_	MN 11107.00	WIN WY

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office

Device 1	Temperature Package Range
Device:	TC4467: 1.2A Quad MOSFET Driver, NAND TC4468: 1.2A Quad MOSFET Driver, AND TC4469: 1.2A Quad MOSFET Driver, AND/IN
Temperature Range:	$C = 0^{\circ}C \text{ to } +70^{\circ}C$ $E = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (CERDIP only)}$ $M = -55^{\circ}C \text{ to } +125^{\circ}C \text{ (CERDIP only)}$
Package:	PD = Plastic DIP, (300 mil body), 14-lead JD = Ceramic DIP, (300 mil body), 14-lead OE = SOIC (Wide), 16-lead OE713 = SOIC (Wide), 16-lead (Tape and Rec

Examples:

- TC4467COE: Commerical Temperature, SOIC package.
- TC4467CPD: Commercial Temperature, PDIP package.
- TC4467MJD: Military Temperature, C) Ceramic DIP package.
- TC4468COE713: Tape and Reel, Commerical Temp., SOIC package.
- TC4468CPD: Commercial Temperature, b) PDIP package.
- TC4469COE: Commercial Temperature, SOIC package.
- TC4469CPD: Commercial Temperature, PDIP package.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

WWW.100Y.CON

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TV