

October 1995

DP8392C/DP8392C-1 CTI Coaxial Transceiver Interface

General Description

The DP8392C Coaxial Transceiver Interface (CTI) is a coaxial cable line driver/receiver for Ethernet/Thin Ethernet (Cheapernet) type local area networks. The CTI is connected between the coaxial cable and the Data Terminal Equipment (DTE). In Ethernet applications the transceiver is usually mounted within a dedicated enclosure and is connected to the DTE via a transceiver cable. In Cheapernet applications, the CTI is typically located within the DTE and connects to the DTE through isolation transformers only. The CTI consists of a Receiver, Transmitter, Collision Detector, and a Jabber Timer. The Transmitter connects directly to a 50 ohm coaxial cable where it is used to drive the coax when transmitting. During transmission, a jabber timer is initiated to disable the CTI transmitter in the event of a longer than legal length data packet. Collision Detection circuitry monitors the signals on the coax to determine the presence of colliding packets and signals the DTE in the event of a collision.

The CTI is part of a three chip set that implements the complete IEEE 802.3 compatible network node electronics as shown below. The other two chips are the DP8391 Serial Network Interface (SNI) and the DP8390 Network Interface Controller (NIC).

The SNI provides the Manchester encoding and decoding functions; whereas the NIC handles the Media Access Protocol and the buffer management tasks. Isolation between the CTI and the SNI is an IEEE 802.3 requirement that can be easily satisfied on signal lines using a set of pulse transformers that come in a standard DIP. However, the power isolation for the CTI is done by DC-to-DC conversion through a power transformer.


Features

- Compatible with Ethernet II, IEEE 802.3 10Base5 and 10Base2 (Cheapernet)
- Integrates all transceiver electronics except signal & power isolation
- Innovative design minimizes external component count
- Jabber timer function integrated on chip
- Externally selectable CD Heartbeat allows operation with IEEE 802.3 compatible repeaters
- Precision circuitry implements receive mode collision detection
- Squelch circuitry at all inputs rejects noise
- Designed for rigorous reliability requirements of IEEE 802.3
- Standard Outline 16-pin DIP uses a special leadframe that significantly reduces the operating die temperature

Table of Contents

- 1.0 System Diagram
- 2.0 Block Diagram
- 3.0 Functional Description
 - 3.1 Receiver Functions
 - 3.2 Transmitter Functions
 - 3.3 Collision Functions
 - 3.4 Jabber Functions
- 4.0 Typical Applications
- 5.0 Connection Diagrams
- 6.0 Pin Descriptions
- 7.0 Absolute Maximum Ratings
- 8.0 DP8392C Electrical Characteristics
- 9.0 DP8392C-1 Electrical Characteristics
- 10.0 Switching Characteristics
- 11.0 Timing and Load Diagram

1.0 System Diagram



IEEE 802.3 Compatible Ethernet/Cheapernet Local Area Network Chip Set

TL/F/11085-1

2.0 Block Diagram




FIGURE 1. DP8392C Block Diagram

TL/F/11085-2

3.0 Functional Description

The CTI consists of four main logical blocks:

- a) the Receiver - receives data from the coax and sends it to the DTE
- b) the Transmitter - accepts data from the DTE and transmits it onto the coax
- c) the Collision Detect circuitry - indicates to the DTE any collision on the coax
- d) the Jabber Timer - disables the Transmitter in case of longer than legal length packets

3.1 RECEIVER FUNCTIONS

The Receiver includes an input buffer, a cable equalizer, a 4-pole Bessel low pass filter, a squelch circuit, and a differential line driver.

The buffer provides high input impedance and low input capacitance to minimize loading and reflections on the coax.

The equalizer is a high pass filter which compensates for the low pass effect of the cable. The composite result of the maximum length cable and the equalizer is a flatband response at the signal frequencies to minimize jitter.

The 4-pole Bessel low pass filter extracts the average DC level on the coax, which is used by both the Receiver squelch and the collision detection circuits.

The Receiver squelch circuit prevents noise on the coax from falsely triggering the Receiver in the absence of the signal. At the beginning of the packet, the Receiver turns on when the DC level from the low pass filter is lower than the DC squelch threshold. However, at the end of the packet, a quick Receiver turn off is needed to reject dribble bits. This is accomplished by an AC timing circuit that reacts to high level signals of greater than typically 200 ns in duration. The

Receiver then stays off only if within about 1 μ s, the DC level from the low pass filter rises above the DC squelch threshold. Figure 2 illustrates the Receiver timing.

The differential line driver provides ECL compatible signals to the DTE with typically 3 ns rise and fall times. In its idle state, its outputs go to differential zero to prevent DC standing current in the isolation transformer.

3.2 TRANSMITTER FUNCTIONS

The Transmitter has a differential input and an open collector output current driver. The differential input common mode voltage is established by the CTI and should not be altered by external circuitry. The transformer coupling of TX_{\pm} will satisfy this condition. The driver meets all IEEE 802.3/Ethernet Specifications for signal levels. Controlled rise and fall times (25 ns $V \pm 5$ ns) minimize the higher harmonic components. The rise and fall times are matched to minimize jitter. The drive current levels of the DP8392C meet the tighter recommended limits of IEEE 802.3 and are set by a built-in bandgap reference and an external 1% resistor. An on chip isolation diode is provided to reduce the Transmitter's coax load capacitance. For Ethernet compatible applications, an external isolation diode (see Figure 4) may be added to further reduce coax load capacitance. In Cheapernet compatible applications the external diode is not required as the coax capacitive loading specifications are relaxed.

The Transmitter squelch circuit rejects signals with pulse widths less than typically 20 ns (negative going), or with levels less than -175 mV. The Transmitter turns off at the end of the packet if the signal stays higher than -175 mV for more than approximately 300 ns. Figure 3 illustrates the Transmitter timing.

3.0 Functional Description (Continued)

3.3 COLLISION FUNCTIONS

The collision circuitry consists of two buffers, two 4-pole Bessel low pass filters (section 3.1), a comparator, a heartbeat generator, a 10 MHz oscillator, and a differential line driver.

Two identical buffers and 4-pole Bessel low pass filters extract the DC level on the center conductor (data) and the shield (sense) of the coax. These levels are monitored by the comparator. If the data level is more negative than the sense level by at least the collision threshold (V_{th}), the collision output is enabled.

At the end of every transmission, the heartbeat generator creates a pseudo collision for a short time to ensure that the collision circuitry is properly functioning. This burst on collision output occurs typically $1.1 \mu s$ after the transmission, and has a duration of about $1 \mu s$. This function can be disabled externally with the HBE (Heartbeat Enable) pin to allow operation with repeaters.

The 10 MHz oscillator generates the signal for the collision and heartbeat functions. It is also used as the timebase for all the jabber functions. It does not require any external components.

The collision differential line driver transfers the 10 MHz signal to the $CD \pm$ pair in the event of collision, jabber, or heartbeat conditions. This line driver also features zero differential idle state.

3.4 JABBER FUNCTIONS

The Jabber Timer monitors the Transmitter and inhibits transmission if the Transmitter is active for longer than 20 ms (fault). It also enables the collision output for the fault duration. After the fault is removed, The Jabber Timer waits for about 500 ms (unjab time) before re-enabling the Transmitter. The transmit input must stay inactive during the unjab time.




FIGURE 2. Receiver Timing

TL/F/11085-3





FIGURE 3. Transmitter Timing

TL/F/11085-4

4.0 Typical Application




Note 1: T1 is a 1:1 pulse transformer, L = 100 μ H
Pulse Engineering (San Diego) Part No. 64103
Valor Electronics (San Diego) Part No.
LT6003 or equivalent

FIGURE 4


TL/F/11085-5

5.0 Connection Diagrams



Order Number DP8392CV
See NS Package Number V28A

TL/F/11085-6



Top View
Order Number DP8392CN
See NS Package Number N16E

TL/F/11085-16

FIGURE 5

勝特力材料 886-3-5753170
勝特力電子(上海) 86-21-54151736
勝特力電子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

6.0 Pin Descriptions

28-Pin PLCC	16-Pin DIP	Name	I/O	Description
2 3	1 2	CD+* CD-	O	Collision Output. Balanced differential line driver outputs from the collision detect circuitry. The 10 MHz signal from the internal oscillator is transferred to these outputs in the event of collision, excessive transmission (jabber), or during CD Heartbeat condition. These outputs are open emitters; pulldown resistors to VEE are required. When operating into a 78Ω transmission line, these resistors should be 500Ω. In Cheapernet applications, where the 78Ω drop cable is not used, higher resistor values (up to 1.5k) may be used to save power.
4 12	3 6	RX+* RX-	O	Receive Output. Balanced differential line driver outputs from the Receiver. These outputs also require 500Ω pulldown resistors.
13 14	7 8	TX+* TX-	I	Transmit Input. Balanced differential line receiver inputs to the Transmitter. The common mode voltage for these inputs is determined internally and must not be externally established. Signals meeting Transmitter squelch requirements are waveshaped and output at TXO.
15	9	HBE	I	Heartbeat Enable. This input enables CD Heartbeat when grounded, disables it when connected to VEE.
18 19	11 12	RR+ RR-	I	External Resistor. A fixed 1k 1% resistor connected between these pins establishes internal operating currents.
26	14	RXI	I	Receive Input. Connects directly to the coaxial cable. Signals meeting Receiver squelch requirements are equalized for inter-symbol distortion, amplified, and outputted at RX±.
28	15	TXO	O	Transmit Output. Connects either directly (Cheapernet) or via an isolation diode (Ethernet) to the coaxial cable.
1	16	CDS	I	Collision Detect Sense. Ground sense connection for the collision detect circuit. This pin should be connected separately to the shield to avoid ground drops from altering the receive mode collision threshold.
16, 17	10	GND		Positive Supply Pin. A 0.1 μF ceramic decoupling capacitor must be connected across GND and VEE as close to the device as possible.
5-11 20-25	4 5 13	VEE		Negative Supply Pins. In order to make full use of the 3.5W power dissipation capability of this package, these pins should be connected to a large metal frame area on the PC board. Doing this will reduce the operating die temperature of the device thereby increasing the long term reliability.

*IEEE names for CD± = CI±, RX± = DI±, TX± = DO±

6.1 P.C. BOARD LAYOUT

The DP8392C package is uniquely designed to ensure that the device meets the 1 million hour Mean Time Between Failure (MTBF) requirement of the IEEE 802.3 standard. In order to fully utilize this heat dissipation design, the three VEE pins are to be connected to a copper plane which should be included in the printed circuit board layout.

There are two basic considerations in designing a PCB for the DP8392C and C-1 CTI. The first is ensuring that the layout does not degrade the electrical characteristics of the DP8392, and enables the end product to meet the IEEE 802.3 specifications. The second consideration is meeting the thermal requirements to the DP8392.

Since the DP8392 is highly integrated the layout is actually quite simple, and there are just a few guidelines:

1. Ensure that the parasitic capacitance added to the RXI and TXO pins is minimized. To do this keep these signal traces short, and remove any power planes under these signals, and under any components that connect to these signals. *Figure 6* shows the component placement for the DIP package. The PLCC component placement would be similar, as shown in *Figure 7*.

2. The power supply layout to the CTI should be relatively clean. Usually the CTI's power is supplied directly by a DC-DC converter. The power should be routed either through separate isolated planes, or via thick PCB traces.

For the second consideration, the packaged DP8392 must have a thermal resistance of 40°C–45°C/W to meet the full 0°C–70°C temperature range. The CTI dissipates more power when transmitting than while it is idle. In order to do this the thermal resistance of the device must be 40°C–45°C/W. To meet this requirement during transmission, it is recommended that a small printed circuit board plane be connected to all VEE pins on the solder side of the PCB.

The size of the trace plane depends on the package used and the duty cycle of transmissions. For the DIP package the plane should be connected to pins 4–5, 13, and the size should be approximately 0.2 square inches for applications where the duty cycle of the transmitter is very low (<10%). This would be typical of adapter or motherboard applications. In applications where the transmitter duty cycle may be large (repeaters and external transceivers) the total area should be increased to 0.4 in². *Figure 6* illustrates a recommended component side layout for these planes.

6.0 Pin Descriptions (Continued)

For the PLCC packaged DP8392, it is recommended that a small printed circuit board V_{EE} plane be connected to pins 5–11, and a second one be connected to pins 20–25. To reduce the thermal resistance to the required value, the area of the plane on EACH set of pins should be $\geq 0.20 \text{ in}^2$ for applications with low transmitter duty cycle, and $\geq 0.4 \text{ in}^2$ for high transmit duty cycle applications. Figure 7 illustrates a recommended component side layout for these planes.




FIGURE 6. Typical Layout Considerations for DP8392CN (Not to Scale)




FIGURE 7. Recommended Layout and Dissipation Planes for DP8392CV (Not to Scale)

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-54151736
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

7.0 Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{EE})	-12V
Package Power Rating at 25°C (PC Board Mounted)	3.5 Watts* See Section 5
Derate linearly at the rate of 28.6 mW/°C	
Input Voltage	0 to -12V
Storage Temperature	-65° to 150°C
Lead Temp. (Soldering, 10 seconds)	260°C

*For actual power dissipation of the device please refer to section 7.0.

Recommended Operating Conditions

Supply Voltage (V_{EE})	-9V \pm 5%
Ambient Temperature	0° to 70°C

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

8.0 DP8392C Electrical Characteristics $V_{EE} = -9V \pm 5\%$, $T_A = 0^\circ$ to 70°C (Notes 2 & 3)

All parameters with respect to CD \pm and RX \pm are measured after the pulse transformer except V_{OC} .

Symbol	Parameter	Min	Typ	Max	Units
I_{EE1}	Supply current out of V_{EE} pin—non transmitting		-85	-130	mA
I_{EE2}	Supply current out of V_{EE} pin—transmitting		-125	-180	mA
I_{RXI}	Receive input bias current (RXI)	-2		+25	μ A
I_{TDC}	Transmit output dc current level (TXO)	37	41	45	mA
I_{TAC}	Transmit output ac current level (TXO)	\pm 28		I_{TDC}	mA
V_{CD}	Collision threshold (Receive mode)	-1.45	-1.53	-1.58	V
V_{OD}	Differential output voltage (RX \pm , CD \pm)	\pm 550		\pm 1200	mV
V_{OC}	Common mode output voltage (RX \pm , CD \pm)	-1.5	-2.0	-2.5	V
V_{OB}	Diff. output voltage imbalance (RX \pm , CD \pm)			\pm 40	mV
V_{TS}	Transmitter squelch threshold (TX \pm)	-175	-225	-300	mV
C_X	Input capacitance (RXI)		1.2		pF
R_{RXI}	Shunt resistance—non transmitting (RXI)	100			K Ω
R_{TXO}	Shunt resistance—transmitting (TXO)		10		K Ω

9.0 DP8392C-1 Electrical Characteristics $V_{EE} = -9V \pm 5\%$, $T_A = 0^\circ$ to 70°C (Notes 2 & 3)

All parameters with respect to CD \pm and RX \pm are measured after the pulse transformer except V_{OC} .

Symbol	Parameter	Min	Typ	Max	Units
I_{EE1}	Supply current out of V_{EE} pin—non transmitting		-85	-130	mA
I_{EE2}	Supply current out of V_{EE} pin—transmitting		-125	-180	mA
I_{RXI}	Receive input bias current (RXI)	-2		+25	μ A
I_{TDC}	Transmit output dc current level (TXO)	37	41	45	mA
I_{TAC}	Transmit output ac current level (TXO)	\pm 28		I_{TDC}	mA
V_{CD}	Collision threshold (Receive mode)	-1.45	-1.53	-1.58	V
V_{OD}	Differential output voltage (RX \pm , CD \pm)	\pm 550		\pm 1200	mV
V_{OC}	Common mode output voltage (RX \pm , CD \pm)	-1.5	-2.0	-2.5	V
V_{OB}	Diff. output voltage imbalance (RX \pm , CD \pm)			\pm 40	mV
V_{TS}	Transmitter squelch threshold (TX \pm)	-175	-225	-275	mV
C_X	Input capacitance (RXI)		1.2		pF
R_{RXI}	Shunt resistance—non transmitting (RXI)	100			K Ω
R_{TXO}	Shunt resistance—transmitting (TXO)	7.5K	10		K Ω

Note 1: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: All currents into device pins are positive, all currents out of device pins are negative. All voltages referenced to ground unless otherwise specified.

Note 3: All typicals are given for $V_{EE} = -9V$ and $T_A = 25^\circ C$.

10.0 DP8392C Switching Characteristics $V_{EE} = -9V \pm 5\%$, $T_A = 0^\circ$ to 70°C (Note 3)

Symbol	Parameter	Fig	Min	Typ	Max	Units
t_{RON}	Receiver startup delay (RXI to RX \pm)	8 & 14		4		bits
t_{Rd}	Receiver propagation delay (RXI to RX \pm)	8 & 14		15	50	ns
t_{Rr}	Differential outputs rise time (RX \pm , CD \pm)	8 & 14		4		ns
t_{Rf}	Differential outputs fall time (RX \pm , CD \pm)	8 & 14		4		ns
t_{RJ}	Receiver & cable total jitter	13		± 2		ns
t_{TST}	Transmitter startup delay (TX \pm to TXO)	9 & 14		1		bits
t_{Td}	Transmitter propagation delay (TX \pm to TXO)	9 & 14		25	50	ns
t_{Tr}	Transmitter rise time —10% to 90% (TXO)	9 & 14		25		ns
t_{Tf}	Transmitter fall time —90% to 10% (TXO)	9 & 14		25		ns
t_{TM}	t_{Tr} and t_{Tf} mismatch			0.5		ns
t_{TS}	Transmitter skew (TXO)			± 0.5		ns
t_{TON}	Transmit turn-on pulse width at V_{TS} (TX \pm)	9 & 14		20		ns
t_{TOFF}	Transmit turn-off pulse width at V_{TS} (TX \pm)	9 & 14		250		ns
t_{CON}	Collision turn-on delay	10 & 14		7		bits
t_{COFF}	Collision turn-off delay	10 & 14			20	bits
f_{CD}	Collision frequency (CD \pm)	10 & 14	8.0		12.5	MHz
t_{CP}	Collision pulse width (CD \pm)	10 & 14	35		70	ns
t_{HON}	CD Heartbeat delay (TX \pm to CD \pm)	11 & 14	0.6		1.6	μs
t_{HW}	CD Heartbeat duration (CD \pm)	11 & 14	0.5	1.0	1.5	μs
t_{JA}	Jabber activation delay (TX \pm to TXO and CD \pm)	12 & 14	20	29	60	ms
t_{JR}	Jabber reset unjab time (TX \pm to TXO and CD \pm)	12 & 14	250	500	750	ms

DP8392C-1 Switching Characteristics $V_{EE} = -9V \pm 5\%$, $T_A = 0^\circ$ to 70°C (Note 3)

Symbol	Parameter	Fig	Min	Typ	Max	Units
t_{RON}	Receiver startup delay (RXI to RX \pm)	8 & 14		4	5	bits
t_{Rd}	Receiver propagation delay (RXI to RX \pm)	8 & 14		15	50	ns
t_{Rr}	Differential outputs rise time (RX \pm , CD \pm)	8 & 14		4	7	ns
t_{Rf}	Differential outputs fall time (RX \pm , CD \pm)	8 & 14		4	7	ns
t_{RJ}	Receiver & cable total jitter	13		± 2		ns
t_{TST}	Transmitter startup delay (TX \pm to TXO)	9 & 14		1	2	bits
t_{Td}	Transmitter propagation delay (TX \pm to TXO)	9 & 14	5	25	50	ns
t_{Tr}	Transmitter rise time —10% to 90% (TXO)	9 & 14	20	25	30	ns
t_{Tf}	Transmitter fall time —90% to 10% (TXO)	9 & 14	20	25	30	ns
t_{TM}	t_{Tr} and t_{Tf} mismatch			0.5		ns
t_{TS}	Transmitter skew (TXO)			± 0.5		ns
t_{TON}	Transmit turn-on pulse width at V_{TS} (TX \pm)	9 & 14	5	20	40	ns
t_{TOFF}	Transmit turn-off pulse width at V_{TS} (TX \pm)	9 & 14	110		270	ns
t_{CON}	Collision turn-on delay	10 & 14		7	13	bits
t_{COFF}	Collision turn-off delay	10 & 14			20	bits
f_{CD}	Collision frequency (CD \pm)	10 & 14	8.5		12.5	MHz
t_{CP}	Collision pulse width (CD \pm)	10 & 14	35		70	ns
t_{HON}	CD Heartbeat delay (TX \pm to CD \pm)	11 & 14	0.6		1.6	μs
t_{HW}	CD Heartbeat duration (CD \pm)	11 & 14	0.5	1.0	1.5	μs
t_{JA}	Jabber activation delay (TX \pm to TXO and CD \pm)	12 & 14	20	29	60	ms
t_{JR}	Jabber reset unjab time (TX \pm to TXO and CD \pm)	12 & 14	250	500	750	ms

Note 1: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: All currents into device pins are positive, all currents out of device pins are negative. All voltages referenced to ground unless otherwise specified.

Note 3: All typicals are given for $V_{EE} = -9V$ and $T_A = 25^\circ\text{C}$.

11.0 Timing and Load Diagrams




FIGURE 8. Receiver Timing

TL/F/11085-7




FIGURE 9. Transmitter Timing

TL/F/11085-8




FIGURE 10. Collision Timing

TL/F/11085-9




FIGURE 11. Heartbeat Timing

TL/F/11085-10

11.0 Timing and Load Diagrams (Continued)





FIGURE 12. Jabber Timing

TL/F/11085-11



R AND C NETWORK
SIMULATES WORST
CASE CABLE JITTER





FIGURE 13. Receive Jitter Timing

TL/F/11085-12



*The 50 μH inductance is for testing purposes. Pulse transformers with higher inductances are recommended (see Figure 4)

FIGURE 14. Test Loads

TL/F/11085-13

Technical drawing of a 16-pin connector showing top and side views with dimensions in inches and millimeters.

Top View Dimensions:

- Overall width: 0.843 ± 0.870 (21.41 - 22.10)
- Pin pitch (between pins 1 and 2): 0.092 (2.337) DIA NOM (2X)
- Pin diameter: 0.090 (2.286) NOM
- Pin 1 identification: PIN NO. 1 IDENT
- Overall height: 0.250 ± 0.005 (6.350 \pm 0.127)
- Pin numbers: 1 through 16

Side View Dimensions:


- Overall height: 0.030 (0.762) MAX
- Pin height: 0.065 (1.651)
- Pin pitch (between pins 1 and 2): 0.060 (1.524)
- Pin pitch (between pins 3 and 4): 0.040 (1.016) TYP
- Pin pitch (between pins 5 and 6): 0.130 ± 0.005 (3.302 \pm 0.127)
- Pin pitch (between pins 7 and 8): 0.145 ± 0.200 (3.683 - 5.080)
- Pin pitch (between pins 9 and 10): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 11 and 12): 0.018 ± 0.003 (0.457 \pm 0.076)
- Pin pitch (between pins 13 and 14): 0.125 ± 0.140 (3.175 - 3.556)
- Pin pitch (between pins 15 and 16): 0.020 (0.508) MIN
- Pin pitch (between pins 17 and 18): 0.100 ± 0.010 (2.540 \pm 0.254)
- Pin pitch (between pins 19 and 20): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 21 and 22): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 23 and 24): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 25 and 26): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 27 and 28): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 29 and 30): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 31 and 32): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 33 and 34): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 35 and 36): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 37 and 38): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 39 and 40): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 41 and 42): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 43 and 44): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 45 and 46): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 47 and 48): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 49 and 50): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 51 and 52): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 53 and 54): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 55 and 56): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 57 and 58): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 59 and 60): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 61 and 62): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 63 and 64): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 65 and 66): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 67 and 68): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 69 and 70): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 71 and 72): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 73 and 74): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 75 and 76): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 77 and 78): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 79 and 80): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 81 and 82): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 83 and 84): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 85 and 86): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 87 and 88): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 89 and 90): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 91 and 92): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 93 and 94): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 95 and 96): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 97 and 98): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 99 and 100): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 101 and 102): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 103 and 104): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 105 and 106): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 107 and 108): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 109 and 110): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 111 and 112): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 113 and 114): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 115 and 116): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 117 and 118): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 119 and 120): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 121 and 122): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 123 and 124): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 125 and 126): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 127 and 128): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 129 and 130): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 131 and 132): 0.075 ± 0.015 (1.905 \pm 0.381)
- Pin pitch (between pins 133 and 134): 0.075 ± 0.015 (1.905 \pm

N16A (REV E)

勝特力材料 886-3-5753170
勝特力電子(上海) 86-21-54151736
勝特力電子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

12.0 Physical Dimensions inches (millimeters) (Continued)

Lit. # 103054



28-Lead Plastic Chip Carrier
Order Number DP8392CV or DP8392CV-1
NS Package Number V28A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: onjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-54151736
 勝特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)