

# DS90LV004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

Check for Samples: DS90LV004


## FEATURES

- 1.5 Gbps data rate per channel
- Configurable pre-emphasis drives lossy backplanes and cables
- Low output skew and jitter
- LVDS/CML/LVPECL compatible input, LVDS
   output
- On-chip 100Ω input and output termination
- 12 kV ESD protection on LVDS outputs
- Single 3.3V supply
- Very low power consumption
- Industrial -40 to +85°C temperature range
- Small TQFP Package Footprint
- Evaluation Kit Available
- See SCAN90004 for JTAG-enabled version

## **Typical Application**

## DESCRIPTION

The DS90LV004 is a four channel 1.5 Gbps LVDS buffer/repeater. High speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while configurable preemphasis overcomes ISI jitter effects from lossy backplanes and cables. The differential inputs interface to LVDS, and Bus LVDS signals such as those on TI's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The differential inputs and outputs are internally terminated with a 100 $\Omega$  resistor to improve performance and minimize board space. The repeater function is especially useful for boosting signals for longer distance transmission over lossy cables and backplanes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TRI-STATE is a registered trademark of National Semiconductor Corporation.

All other trademarks are the property of their respective owners.

Texas Instruments

www.ti.com

#### SNLS190P - APRIL 2005 - REVISED APRIL 2013

#### **Block and Connection Diagrams**




Figure 1. DS90LV004 Block Diagram




Figure 2. TQFP Pinout - Top View



SNLS190P - APRIL 2005 - REVISED APRIL 2013

www.ti.com

			Pin Descriptions			
Pin Name			Description			
DIFFERE	NTIAL INPUTS					
IN0+ IN0-	13 14	I, LVDS	Channel 0 inverting and non-inverting differential inputs.			
IN1+ IN1-	15 16	I, LVDS	Channel 1 inverting and non-inverting differential inputs.			
IN2+ IN2-	19 20	I, LVDS	Channel 2 inverting and non-inverting differential inputs.			
IN3+ IN3-	21 22	I, LVDS	Channel 3 inverting and non-inverting differential inputs.			
DIFFERE	NTIAL OUTPUTS					
OUT0+ OUT0-	48 47	O, LVDS	Channel 0 inverting and non-inverting differential outputs. (1)			
OUT1+ OUT1-	46 45	O, LVDS	Channel 1 inverting and non-inverting differential outputs. (1)			
OUT2+ OUT2-	42 41	O, LVDS	Channel 2 inverting and non-inverting differential outputs. (1)			
OUT3+ OUT3-	40 39	O, LVDS	Channel 3 inverting and non-inverting differential outputs. (1)			
DIGITAL	CONTROL INTERFACE					
PWDN	12	I, LVTTL	A logic low at PWDN activates the hardware power down mode.			
PEM0 PEM1	1 2	I, LVTTL	Pre-emphasis Control Inputs (affects all Channels)			
POWER	· · · · ·		·			
$V_{DD}$	3, 4, 5, 7, 10, 11, 27, 28, 29, 32, 33, 34	I, Power	V <sub>DD</sub> = 3.3V, ±5%			
GND	8, 9, 17, 18, 23, 24, 25, 26, 37, 38, 43, 44	I, Power	Ground reference for LVDS and CMOS circuitry.			
N/C	6, 30, 31, 35, 36		No Connect			

(1) The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the DS90LV004 device have been optimized for point-to-point backplane and cable applications.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## Absolute Maximum Ratings (1)

Supply Voltage (V <sub>DD</sub> )	-0.3V to +4.0V
CMOS Input Voltage	-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Input Voltage (2)	-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Output Voltage	-0.3V to (V <sub>DD</sub> +0.3V)
LVDS Output Short Circuit Current	-90 mA
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Solder, 4sec)	260°C
Max Pkg Power Capacity @ 25°C	1.64W
Thermal Resistance (θ <sub>JA</sub> )	76°C/W
Package Derating above +25°C	13.2mW/°C
ESD Last Passing Voltage (LVDS Output pins)	
ΗΒΜ, 1.5kΩ, 100pF	12 kV
EIAJ, 0Ω, 200pF	250V
Charged Device Model	1000V
ESD Last Passing Voltage (All other pins)	
ΗΒΜ, 1.5kΩ, 100pF	8 kV
EIAJ, 0Ω, 200pF	250V
Charged Device Model	1000V

(1) Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. TI does not recommend operation of products outside of recommended operation conditions.

(2)  $V_{ID} \max < 2.4V$ 

#### **Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	3.15V to 3.45V
Input Voltage (V <sub>I</sub> ) <sup>(1)</sup>	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	
Industrial	-40°C to +85°C

(1) V<sub>ID</sub> max < 2.4V

## **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	<b>Тур</b> (1)	Max	Units
LVTTL D	C SPECIFICATIONS (PWDN, PEMO	), PEM1)			1	L
VIH	High Level Input Voltage		2.0		V <sub>DD</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = V_{DD} = V_{DDMAX}$	-10		+10	μA
IIL	Low Level Input Current	$V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$	-10		+10	μA
C <sub>IN1</sub>	Input Capacitance	Any Digital Input Pin to V <sub>SS</sub>		3.5		pF
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA	-1.5	-0.8		V
LVDS INF	PUT DC SPECIFICATIONS (INn±)					
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = 0.8V \text{ to } 3.4V,$ $V_{DD} = 3.45V$		0	100	mV
$V_{TL}$	Differential Input Low Threshold	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$	-100	0		mV
V <sub>ID</sub>	Differential Input Voltage	$V_{CM} = 0.8V$ to 3.4V, $V_{DD} = 3.45V$	100		2400	mV

(1) Typical parameters are measured at  $V_{DD} = 3.3V$ ,  $T_A = 25^{\circ}C$ . They are for reference purposes, and are not production-tested. (2) Differential output voltage  $V_{OD}$  is defined as ABS(OUT+-OUT-). Differential input voltage  $V_{ID}$  is defined as ABS(IN+-IN-).



#### Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Тур (1)	Max	Units
V <sub>CMR</sub>	Common Mode Voltage Range	V <sub>ID</sub> = 150 mV, V <sub>DD</sub> = 3.45V	0.05		3.40	V
C <sub>IN2</sub>	Input Capacitance	IN+ or IN- to V <sub>SS</sub>		3.5		pF
I <sub>IN</sub>	Input Current	$V_{IN} = 3.45V, V_{DD} = V_{DDMAX}$	-10		+10	μA
		$V_{IN} = 0V, V_{DD} = V_{DDMAX}$	-10		+10	μA
LVDS OU	TPUT DC SPECIFICATIONS (OUTr	)±)				
V <sub>OD</sub>	Differential Output Voltage, 0% Pre-emphasis <sup>(2)</sup>	$R_L = 100\Omega$ external resistor between OUT+ and OUT-	250	500	600	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Complementary States		-35		35	mV
V <sub>OS</sub>	Offset Voltage <sup>(3)</sup>		1.05	1.18	1.475	V
ΔV <sub>OS</sub>	Change in V <sub>OS</sub> between Complementary States		-35		35	mV
l <sub>os</sub>	Output Short Circuit Current	OUT+ or OUT- Short to GND		-60	-90	mA
C <sub>OUT2</sub>	Output Capacitance	OUT+ or OUT- to GND when TRI-STATE <sup>®</sup>		5.5		pF
SUPPLY	CURRENT (Static)	•				•
I <sub>CC</sub>	Supply Current	All inputs and outputs enabled and active, terminated with differential load of $100\Omega$ between OUT+ and OUT-, 0% pre-emphasis		117	140	mA
I <sub>CCZ</sub>	Supply Current - Power Down Mode	PWDN = L, 0% pre-emphasis		2.7	6	mA
SWITCHI	NG CHARACTERISTICS-LVDS O	JTPUTS				
t <sub>LHT</sub>	Differential Low to High Transition Time	Use an alternating 1 and 0 pattern at 200 Mbps, measure between 20% and 80% of $V_{OD}.\ ^{\rm (4)}$		210	300	ps
t <sub>HLT</sub>	Differential High to Low Transition Time			210	300	ps
t <sub>PLHD</sub>	Differential Low to High Propagation Delay	Use an alternating 1 and 0 pattern at 200 Mbps, measure at 50% $V_{\text{OD}}$ between input to output.		2.0	3.2	ns
t <sub>PHLD</sub>	Differential High to Low Propagation Delay			2.0	3.2	ns
t <sub>SKD1</sub>	Pulse Skew	t <sub>PLHD</sub> -t <sub>PHLD</sub>   <sup>(4)</sup>		25	80	ps
t <sub>skcc</sub>	Output Channel to Channel Skew	Difference in propagation delay ( $t_{PLHD}$ or $t_{PHLD}$ ) among all output channels. <sup>(4)</sup>		50	125	ps
t <sub>SKP</sub>	Part to Part Skew	Common Edge, parts at same temp and $V_{CC}{}^{(4)}$			1.1	ns
t <sub>JIT</sub>	Jitter (0% Pre-emphasis)	RJ - Alternating 1 and 0 at 750 MHz <sup>(6)</sup>		1.1	1.5	psrms
	(5)	DJ - K28.5 Pattern, 1.5 Gbps (7)		43	62	psp-p
		TJ - PRBS 2 <sup>23</sup> -1 Pattern, 1.5 Gbps <sup>(8)</sup>		35	85	psp-p
t <sub>ON</sub>	LVDS Output Enable Time	Time from $\overline{\text{PWDN}}$ to $\text{OUT}\pm\text{change}$ from TRI-STATE to active.			300	ns
t <sub>OFF</sub>	LVDS Output Disable Time	Time from $\overline{\text{PWDN}}$ to $\text{OUT}_{\pm}$ change from active to TRI-STATE.			12	ns

 $\label{eq:VDS} \mbox{ offset voltage V}_{\text{OS}} \mbox{ is defined as the average of the LVDS single-ended output voltages at logic high and logic low states. }$ (3)

(4) Not production tested. Ensured by a statistical analysis on a sample basis at the time of characterization.

(5) Jitter is not production tested, but ensured through characterization on a sample basis.

Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = VID = 500mV, 50% (6) duty cycle at 750MHz,  $t_r = t_f = 50ps$  (20% to 80%).

(7) Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage = V<sub>ID</sub> = 500mV, K28.5 pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50ps (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 1100000101).
(8) Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture Jitter has been subtracted. The input voltage = V<sub>ID</sub> = 500mV, 2<sup>23</sup>-1 PRBS pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50ps (20% to 80%).



## FEATURE DESCRIPTIONS

#### INTERNAL TERMINATIONS

The DS90LV004 has integrated termination resistors on both the input and outputs. The inputs have a  $100\Omega$  resistor across the differential pair, placing the receiver termination as close as possible to the input stage of the device. The LVDS outputs also contain an integrated  $100\Omega$  ohm termination resistor, this resistor is used to reduce the effects of Near End Crosstalk (NEXT) and does not take the place of the 100 ohm termination at the inputs to the receiving device. The integrated terminations improve signal integrity and decrease the external component count resulting in space savings.

#### **OUTPUT CHARACTERISTICS**

The output characteristics of the DS90LV004 have been optimized for point-to-point backplane and cable applications, and are not intended for multipoint or multidrop signaling.

### POWERDOWN MODE

The PWDN input activates a hardware powerdown mode. When the powerdown mode is active (PWDN=L), all input and output buffers and internal bias circuitry are powered off and disabled. Outputs are tri-stated in powerdown mode. When exiting powerdown mode, there is a delay associated with turning on bandgap references and input/output buffer circuits as indicated in the LVDS Output Switching Characteristics

#### PRE-EMPHASIS

Pre-emphasis dramatically reduces ISI jitter from long or lossy transmission media. Two pins are used to select the pre-emphasis level for all outputs: off, low, medium, or high.

PEM1	PEM0	Pre-Emphasis
0	0	Off
0	1	Low
1	0	Medium
1	1	High

#### Table 1. Pre-Emphasis Control Selection Table

#### INPUT FAILSAFE BIASING

External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to  $V_{DD}$  thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the 5k $\Omega$  to 15k $\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194 "Failsafe Biasing of LVDS Interfaces" (SNLA051) for more information.

#### INPUT INTERFACING

The DS90LV004 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the DS90LV004 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). Figure 3, Figure 4, and Figure 5 illustrate typical DC-coupled interface to common differential drivers. Note that the DS90LV004 inputs are internally terminated with a 100Ω resistor.






Figure 3. Typical LVDS Driver DC-Coupled Interface to DS90LV004 Input




Figure 4. Typical CML Driver DC-Coupled Interface to DS90LV004 Input




Figure 5. Typical LVPECL Driver DC-Coupled Interface to DS90LV004 Input

### **OUTPUT INTERFACING**

The DS90LV004 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. Figure 6 illustrates typical DC-coupled interface to common differential receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.

SNLS190P - APRIL 2005 - REVISED APRIL 2013







Figure 6. Typical DS90LV004 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver








## **TYPICAL PERFORMANCE CHARACTERISTICS**




Dynamic power supply current was measured while running a clock or Total Jitter measured at 0V differential while running a PRBS 2<sup>23</sup>-1 PRBS  $2^{23}$ -1 pattern with all 4 channels active. V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C,  $V_{ID}$  = 0.5V,  $V_{CM}$  = 1.2V Figure 7.




#### BIT DATA RATE (Gbps)

pattern with a single channel active.  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$ ,  $V_{ID} =$ 0.5V, 0% Pre-emphasis










Figure 10.

SNLS190P - APRIL 2005-REVISED APRIL 2013

Copyright © 2005–2013, Texas Instruments Incorporated

## **REVISION HISTORY**

Ch	nanges from Revision O (April 2013) to Revision P Page Page Page Page Page Page Page Pa	age
•	Changed layout of National Data Sheet to TI format	. 9

www.ti.com



1-Nov-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV004TVS	NRND	TQFP	PFB	48	250	TBD	Call TI	Call TI	-40 to 85	DS90LV 004TVS	
DS90LV004TVS/NOPB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	DS90LV 004TVS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

1-Nov-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MTQF019A - JANUARY 1995 - REVISED JANUARY 1998

#### PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated