





www.ti.com

SLLS666E - SEPTEMBER 2005-REVISED OCTOBER 2009

SN65HVD50-SN65HVD55

# HIGH OUTPUT FULL-DUPLEX RS-485 DRIVERS AND RECEIVERS

Check for Samples :SN65HVD50-SN65HVD55

### **FEATURES**

- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 15 kV HBM
- Optional Driver Output Transition Times for SignalingRates<sup>(1)</sup> of 1 Mbps, 5 Mbps and 25 Mbps
- Low-Current Standby Mode < 1 μA</li>
- Glitch-Free Power-Up and Power-Down Bus I/Os
- Bus Idle, Open, and Short Circuit Failsafe
- Designed for RS-422 and RS485 Networks
- 3.3-V Devices Available, SN65HVD30-35
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

### **APPLICATIONS**

- Utility Meters
- Chassis-to-Chassis Interconnects
- DTE/DCE Interfaces
- Industrial, Process, and Building Automation
- Point-of-Sale (POS) Terminals and Networks

## DESCRIPTION

The SN65HVD5X devices are 3-state differential line drivers and differential-input line receivers that operate with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.


The SN65HVD50, SN65HVD51, and SN65HVD52 are fully enabled with no external enabling pins.

The SN65HVD53, SN65HVD54, and SN65HVD55 have active-high driver enables and active-low receiver enables. A low, less than 1  $\mu$ A, standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from –40°C to 85°C.

The high output feature of the SN65HVD5x provides more noise margin than the typical RS-485 drivers. The extra noise margin makes applications in long cable and harsh noise environments possible.

### Differential Output Voltage |Vop|



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### SN65HVD50, SN65HVD51, SN65HVD52


#### D PACKAGE (TOP VIEW)









### SN65HVD53, SN65HVD54, SN65HVD55





NC - No internal connection



### **AVAILABLE OPTIONS**

| SIGNALING RATE | UNIT LOADS | ENABLES | BASE<br>PART NUMBER | SOIC MARKING |
|----------------|------------|---------|---------------------|--------------|
| 25 Mbps        | 1/2        | No      | SN65HVD50           | 65HVD50      |
| 5 Mbps         | 1/8        | No      | SN65HVD51           | 65HVD51      |
| 1 Mbps         | 1/8        | No      | SN65HVD52           | 65HVD52      |
| 25 Mbps        | 1/2        | Yes     | SN65HVD53           | 65HVD53      |
| 5 Mbps         | 1/8        | Yes     | SN65HVD54           | 65HVD54      |
| 1 Mbps         | 1/8        | Yes     | SN65HVD55           | 65HVD55      |

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

|                                      |   | UNIT                   |
|--------------------------------------|---|------------------------|
| Vcc                                  | Supply voltage range  | –0.3 V to 6 V          |
| $V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$ | Voltage range at any bus terminal (A, B, Y, Z)  | –9 V to 14 V           |
| V <sub>(TRANS)</sub>                 | Voltage input, transient pulse through 100 Ω. See Figure 12 (A, B, Y, Z) <sup>(3)</sup> | –50 to 50 V            |
| VI                                   | Voltage input range (D, DE, RE)   | -0.5 V to 7 V          |
| P <sub>D(cont)</sub>                 | Continuous total power dissipation  | Internally limited (4) |
| lo                                   | Output current (receiver output only, R)  | 11 mA                  |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- 3) This tests survivability only and the output state of the receiver is not specified.
- (4) The thermal shutdown typically occurs when the junction temperature reaches 165°C



## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|                                   |                           |                |                            | MIN               | NOM  | MAX             | UNIT      |
|-----------------------------------|---------------------------|----------------|----------------------------|-------------------|------|-----------------|-----------|
| V <sub>CC</sub>                   | Supply voltage            |                |                            | 4.5               | U.A. | 5.5             | π.Λ       |
| V <sub>I</sub> or V <sub>IC</sub> | Voltage at any b          | ous terminal ( | separately or common mode) | -7 <sup>(1)</sup> |      | 12              | V         |
|                                   |                           | SN65HVD        | 50, SN65HVD53              |                   |      | 25              |           |
| 1/t <sub>UI</sub>                 | Signaling rate            | SN65HVD        | 51, SN65HVD54              |                   | 00   | 5               | Mbps      |
|                                   | -31                       | SN65HVD        | 52, SN65HVD55              |                   | . 00 | 1               |           |
| $R_L$                             | Differential load         | resistance     | W. I.                      | 54                | 60   |                 | Ω         |
| V <sub>IH</sub>                   | High-level input          | voltage        | D, DE, RE                  | 2                 | ~ (  | V <sub>CC</sub> |           |
| V <sub>IL</sub>                   | Low-level input           | voltage        | D, DE, RE                  | 0                 | 1 10 | 0.8             | V         |
| V <sub>ID</sub>                   | Differential inpu         | t voltage      | ST COM                     | -12               | 4.   | -12             |           |
|                                   | Lligh lovel outpu         | it ourront     | Driver                     | -60               | -311 | $n_{r}$         | <b></b> Λ |
| Іон                               | High-level output current |                | Receiver                   | -8                | 1110 | 04              | mA        |
|                                   | Low-level output current  |                | Driver                     |                   | 1    | 60              | mΛ        |
| OL                                | Low-level outpu           | Current        | Receiver                   |                   | NN.  | 8               | mA        |
| T <sub>J</sub> <sup>(2)</sup>     | Junction temper           | ature          | 1007                       | -40               |      | 150             | °C        |

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. See thermal characteristics table for information regarding this specification.

# **ELECTROSTATIC DISCHARGE PROTECTION**

| PARAMETER                       | TEST CONDITIONS       | MIN  | TYP (1) | MAX | UNIT |
|---------------------------------|-----------------------|------|---------|-----|------|
| Human body model                | Bus terminals and GND | KNI  | ±16     |     | - 0  |
| Human body model <sup>(2)</sup> | All pins              |      | ±4      |     | kV   |
| Charged-device-model (3)        | All pins              | - 11 | ±1      |     |      |

All typical values at 25°C and with a 5-V supply.
Tested in accordance with JEDEC Standard 22, Test Method A114-A.
Tested in accordance with JEDEC Standard 22, Test Method C101.

<sup>(2)</sup> 



### DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

|                          | PARAMETER  |   | TEST CON   | IDITIONS                                  | MIN  | TYP<br>(1) | MAX                | UNIT |
|--------------------------|--|---|--|---|------|------------|--------------------|------|
| V <sub>I(K)</sub>        | Input clamp voltage                                  |   | $I_{I} = -18 \text{ mA}$   | TAN                                       | -1.5 |            |                    | 7.   |
|                          |  |   | I <sub>O</sub> = 0   |   | 4    | 11         | V <sub>CC</sub>    |      |
| N/ 1                     | Ota a divinitation differential a                    | M 1 200 X 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |  | $R_L = 54 \Omega$ , See Figure 1 (RS-485) |      | 2.6        |                    |      |
| $ V_{OD(SS)} $           | Steady-state differential of                         | output voitage                              | $R_L = 100 \Omega$ , See Fig   | ure 1 (RS-422)                            | 2.4  | 3.2        | CO                 |      |
|                          |  |   | $V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$   | See Figure 2                              | 1.6  | N F        | . 4                |      |
| $\Delta  V_{OD(SS)} $    | Change in magnitude of s differential output voltage |   | $R_L = 54 \Omega$ , See Figu   | re 1 and Figure 2                         | -0.2 |            | 0.2                |      |
| V <sub>OD(RING)</sub>    | Differential Output Voltag<br>and undershoot         | e overshoot                                 | $R_L = 54 \Omega$ , $C_L = 50 p$<br>See Figure 3 for defi                                    |   |      | Inc        | 10% <sup>(2)</sup> | V    |
|                          | Peak-to-peak   | HVD50, HVD53                                |  |   |      | 0.5        | 0 -                |      |
| V <sub>OC(PP)</sub>      | common-mode  | HVD51, HVD54                                | See Figure 4   |   |      | 0.4        |                    | CO   |
|                          | output voltage                                       | HVD52, HVD55                                |  |   |      | 0.4        | $00 \times$        |      |
| V <sub>OC(SS)</sub>      | Steady-state common-mooutput voltage                 | ode   | See Figure 4   |   | 2.2  | 100        | 3.3                |      |
| $\Delta V_{OC(SS)}$      | Change in steady-state c voltage                     | ommon-mode output                           |  |   | -0.1 | W.         | 0.1                |      |
| 1.7                      |  | HVD50, HVD51,                               | V <sub>CC</sub> = 0 V, V <sub>Z</sub> or V <sub>Y</sub><br>Other input at 0 V                | = 12 V,                                   |      | W          | 90                 | 0 -  |
|                          |  | HVD52                                       | $V_{CC} = 0 \text{ V}, V_Z \text{ or } V_Y$<br>Other input at 0 V                            | = -7 V,                                   | -10  | -17        | $\sqrt{1}$         |      |
| $I_{Z(Z)}$ or $I_{Y(Z)}$ | output current                                       | HVD53, HVD54,                               | $V_{CC} = 5 \text{ V or } 0 \text{ V},$<br>DE = 0  V<br>$V_Z \text{ or } V_Y = 12 \text{ V}$ | Other input                               | V    |            | 90                 | μА   |
|                          |  | HVD55                                       | $V_{CC} = 5 \text{ V or } 0 \text{ V},$<br>DE = 0  V<br>$V_Z \text{ or } V_Y = -7 \text{ V}$ | at 0 V                                    | -10  |            |                    |      |
| 1 0 1                    | Chart aircuit autaut aurra                           | o+(3)                                       |  |   | -250 |            | 250                | A    |
| $I_{Z(S)}$ or $I_{Y(S)}$ | Short-circuit output currer                          |   |  |   | -250 |            | 250                | mA   |
| COr                      | Input current  | D, DE                                       |  |   | 0    |            | 100                | μA   |
| C <sub>(OD)</sub>        | Differential output capaci                           | tance                                       | V <sub>OD</sub> = 0.4 sin (4E6π)<br>DE at 0 V  | t) + 0.5 V,                               |      | 16         |                    | pF   |

All typical values are at 25°C and with a 5-V supply.

10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485

Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 (2) (3) mA may occur. Continuous exposure may affect device reliability.



### DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

|                    | PARAM   | ETER                     | TEST CONDITIONS  | MIN | TYP (1) | MAX  | UNIT |  |
|--------------------|---|--------------------------|--|-----|---------|------|------|--|
|                    | 41/1/2  | HVD50, HVD53             |  | 4   | 8       | 12   |      |  |
| t <sub>PLH</sub>   | Propagation delay time, low-to-high-level output    | HVD51, HVD54             |  | 20  | 29      | 46   | ns   |  |
|                    | low to high level output                            | HVD52, HVD55             |  | 90  | 143     | 230  |      |  |
|                    | 10  | HVD50, HVD53             |  | 4   | 8       | 12   |      |  |
| t <sub>PHL</sub>   | Propagation delay time, high-to-low-level output    | HVD51, HVD54             |  | 20  | 30      | 46   | ns   |  |
|                    | riigh-to-low-level output                           | HVD52, HVD55             |  | 90  | 143     | 230  |      |  |
|                    |   | HVD50, HVD53             | N XXX  | 3   | 6       | 12   |      |  |
| ·<br>r             | Differential output signal rise time                | HVD51, HVD54             |  | 20  | 34      | 60   | ns   |  |
|                    | rise unie   | HVD52, HVD55             | $R_L = 54 \Omega, C_L = 50 pF,$  | 120 | 197     | 300  |      |  |
|                    |   | HVD50, HVD53             | See Figure 5   | 3   | 6       | 11   |      |  |
| i <sub>f</sub>     | Differential output signal fall time                | HVD51, HVD54             | - <b>1</b>   | 20  | 33      | 60   | ns   |  |
|                    | une   | HVD52, HVD55             |  | 120 | 192     | 300  |      |  |
|                    |   | HVD50, HVD53             | -1   |     | 1.4     |      | ×7 ( |  |
| t <sub>sk(p)</sub> | Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) | HVD51, HVD54             |  |     | 1.6     | 100  | ns   |  |
|                    |   | HVD52, HVD55             | NI v   |     | 7.4     | ·In  |      |  |
|                    |   | HVD50, HVD53             |  |     |         | - 40 |      |  |
| sk(pp) (2)         | Part-to-part skew                                   | HVD51, HVD54             | 1/1/   |     | 4       | 1.77 | ns   |  |
|                    |   | HVD52, HVD55             |  |     | 22      |      |      |  |
| 1.7                | Propagation delay time,                             | HVD53                    | OM.  |     | - 1     | 30   | O.   |  |
| PZH1               | high-impedance-to-high-                             | HVD54                    | D 440 0 DE ++ 0 V  |     |         | 180  | ns   |  |
|                    | level output  | HVD55                    | $R_L = 110 \Omega$ , RE at 0 V,<br>See Figure 6  |     |         | 380  |      |  |
| Dia.               | Propagation delay time,                             | HVD53                    | D = 3  V  and  S1 = Y,   | 16  |         | 16   |      |  |
| PHZ                | high-level-to-high-                                 | HVD54                    | D = 0 V and S1 = Z   |     |         | 40   | ns   |  |
|                    | impedance output                                    | HVD55                    | TO UNIT  |     | 110     |      |      |  |
|                    | Propagation delay time,                             | HVD53                    |  |     |         | 23   | -11  |  |
| PZL1               | high-impedance-to-low-level                         | HVD54                    | $R_L = 110 \Omega, \overline{RE} \text{ at } 0 \text{ V},$   |     |         | 200  | ns   |  |
|                    | output  | HVD55                    | See Figure 7   | 420 |         | 420  |      |  |
|                    | Propagation delay time,                             | HVD53                    | D = 3 V and S1 = Z,  | 1   |         | 19   |      |  |
| PLZ                | low-level-to-high-impedance                         | HVD54                    | D = 0 V and S1 = Y   |     |         | 70   | ns   |  |
|                    | output  | HVD55                    | COMP   | _1  |         | 160  |      |  |
| 1.                 |   |                          | $R_L = 110 \Omega$ , $\overline{RE}$ at 3 V,   |     |         |      |      |  |
| PZH2               | Propagation delay time, stand                       | dby-to-high-level output | See Figure 6<br>D = 3 V and S1 = Y,<br>D = 0 V and S1 = Z  | rW  |         | 3300 | ns   |  |
| PZL2               | Propagation delay time, stan                        | dby-to-low-level output  | $R_L = 110 \ \Omega, \ \overline{RE} \ \text{at 3 V},$ See Figure 7 $D = 3 \ \text{V and S1} = Z,$ $D = 0 \ \text{V and S1} = Y$ | TV  |         | 3300 | ns   |  |

All typical values are at 25°C and with a 5-V supply.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (2)



# RECEIVER ELECTRICAL CHARACTERISTICS

|                                  | PARAMETER                                 |  | TEST CONDITIO   | NS                            | MIN        | TYP (1) | MAX    | UNIT       |  |
|----------------------------------|---|--|---|-------------------------------|------------|---------|--------|------------|--|
| V <sub>IT+</sub>                 | Positive-going diffe<br>threshold voltage | rential input                          | $I_O = -8 \text{ mA}$   |                               | - XXI 3    | 00x     | -0.02  | V          |  |
| V <sub>IT-</sub>                 | Negative-going diff<br>threshold voltage  | erential input                         | I <sub>O</sub> = 8 mA   | W                             | -0.2       | 1001    |        | V          |  |
| V <sub>hys</sub>                 | Hysteresis voltage                        | (V <sub>IT+</sub> - V <sub>IT-</sub> ) | COMP  |                               |            | 50      | -7 (   | mV         |  |
| V <sub>IK</sub>                  | Enable-input clamp                        | voltage                                | I <sub>I</sub> = -18 mA   |                               | -1.5       | - 400   | 1.0    | V          |  |
| .,                               | Outrot valtage                            | M. Ino                                 | $V_{ID} = 200 \text{ mV}, I_{O} = -8 \text{ mA}, \text{ Se}$  | e Figure 8                    | 4          | V.Ta    | -7 (   |            |  |
| Vo                               | Output voltage                            |  | $V_{ID} = -200 \text{ mV}, I_{O} = 8 \text{ mA}, Se$  | e Figure 8                    |            | 40      | 0.3    | V          |  |
| I <sub>O(Z)</sub>                | High-impedance-st current                 | ate output                             | $V_O = 0$ or $V_{CC}$ RE at $V_{CC}$  |                               | -1         | M.In    | 1      | μА         |  |
|                                  |   | -110                                   | $V_A$ or $V_B = 12 V$   |                               |            | 0.19    | 0.3    |            |  |
|                                  |   | HVD50,                                 | $V_A$ or $V_B = 12 \text{ V}$ , $V_{CC} = 0 \text{ V}$  | Other input                   | -11        | 0.24    | 0.4    | 7          |  |
|                                  |   | HVD53,                                 | $V_A$ or $V_B = -7 \text{ V}$   | at 0 V                        | -0.35      | -0.19   | 100    | mA         |  |
|                                  | Due land admin                            |  | $V_A$ or $V_B = -7 \text{ V}$ , $V_{CC} = 0 \text{ V}$  | - <b>-</b> T                  | -0.25      | -0.14   |        |            |  |
| l <sub>A</sub> or l <sub>B</sub> | Bus input current                         | HVD51,                                 | $V_A$ or $V_B = 12 V$   |                               |            | 0.05    | 0.1    | 77.        |  |
|                                  |   | HVD51,                                 | $V_A$ or $V_B = 12 \text{ V}$ , $V_{CC} = 0 \text{ V}$ Other input at 0 V                                       |                               | 0.06       | 0.1     |        |            |  |
|                                  |   | HVD54,                                 |   | -0.1                          | -0.1 -0.05 | - 10    | mA     |            |  |
|                                  |   | HVD55                                  | $V_A$ or $V_B = -7 V$ , $V_{CC} = 0 V$  | •                             | -0.1       | -0.03   | 11 . 7 | <i>y</i> - |  |
|                                  | No. of summer DE                          |  | V <sub>IH</sub> = 2 V   |                               | -60        |         |        | μA         |  |
| IH                               | Input current, RE                         |  | V <sub>IL</sub> = 0.8 V   | 1.                            | -60        |         |        | μA         |  |
| C <sub>ID</sub>                  | Differential input ca                     | pacitance                              | $V_{ID} = 0.4 \sin (4E6\pi t) + 0.5 V,$   | DE at 0 V                     |            | 16      |        | pF         |  |
| Supply                           | Current                                   |  | 311 100   | Mir                           |            |         |        | In         |  |
|                                  |   | HVD50                                  | Mary Co   |                               |            |         | 2.7    |            |  |
|                                  |   | HVD51,<br>HVD52                        | D at 0 V or V <sub>CC</sub> and No Load   |                               | <b>~</b> 1 |         | 8      | mA         |  |
|                                  |   | HVD53                                  | RE at 0 V, D at 0 V or V <sub>CC</sub> , D  | E at 0 V,                     |            |         | 2.3    | IIIA       |  |
|                                  |   | HVD54,<br>HVD55                        | No load (Receiver enabled an driver disabled)   | No load (Receiver enabled and |            |         | 2.9    |            |  |
| cc                               | Supply current                            | HVD53,<br>HVD54,<br>HVD55              | RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V,<br>No load (Receiver disabled and<br>driver disabled) |                               |            | 0.08    | 1      | μА         |  |
|                                  |   | HVD53                                  | RE at 0 V, D at 0 V or V <sub>CC</sub> , DE at V <sub>CC</sub> ,  |                               |            |         | 2.7    | -XXI       |  |
|                                  |   | HVD54,<br>HVD55                        | No load (Receiver enabled and driver enabled)   |                               |            |         | 8      |            |  |
|                                  |   | HVD53                                  | RE at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> , D   | E at V <sub>CC</sub>          | -15        | K       | 2.3    | mA         |  |
|                                  |   | HVD54,<br>HVD55                        | No load (Receiver disabled ar driver enabled)   |                               | M.T.       | 1       | 7.7    |            |  |

(1) All typical values are at 25°C and with a 5-V supply.



### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

|                         | PARAMETI   | ER_                           | TEST CONDITIONS  | MIN TYP (1) | MAX  | UNIT |
|-------------------------|--|-------------------------------|--|-------------|------|------|
|                         | Dura a vation dalay time                             | HVD50, HVD53                  |  | 24          | 40   |      |
| t <sub>PLH</sub>        | Propagation delay time, low-to-high-level output     | HVD51, HVD52, HVD54,<br>HVD55 | WW   | 43          | 55   |      |
|                         | Drangation delay time                                | HVD50, HVD53                  |  | 26          | 35   |      |
| t <sub>PHL</sub>        | Propagation delay time, high-to-low-level output     | HVD51, HVD52, HVD54,<br>HVD55 | WW.  | 47          | 60   |      |
|                         | Dutas at any (I)                                     | HVD50, HVD53                  | $V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$<br>$C_L = 15 \text{ pF},$ | 4111        | 5    |      |
| t <sub>sk(p)</sub>      | Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )  | HVD51, HVD54                  | See Figure 9   | 44          | 7    |      |
|                         | k(pp) (2) Part-to-part skew                          | HVD50, HVD53                  |  | 5           |      |      |
| t <sub>sk(pp)</sub> (2) |  | HVD51, HVD54                  | N V  | 6           |      |      |
|                         |  | HVD52, HVD55                  |  | 6           |      | ns   |
| t <sub>r</sub>          | Output signal rise time                              | of Cor                        |  | 2.3         | 4    |      |
| t <sub>f</sub>          | Output signal fall time                              | 1100                          | 7.   | 2.4         | 4    |      |
| t <sub>PHZ</sub>        | Output disable time from high                        | level                         | DE at 3 V, C <sub>1</sub> = 15 pF                                      |             | 17   |      |
| t <sub>PZH1</sub>       | Output enable time to high lev                       | /el                           | See Figure 10  | -331        | 10   |      |
| t <sub>PZH2</sub>       | Propagation delay time, standby-to-high-level output |                               | DE at 0 V, C <sub>L</sub> = 15 pF<br>See Figure 10                     | MANA        | 3300 |      |
| t <sub>PLZ</sub>        | Output disable time from low level                   |                               | DE at 3 V, C <sub>L</sub> = 15 pF                                      |             | 13   |      |
| t <sub>PZL1</sub>       | Output enable time to low level                      |                               | See Figure 11  |             | 10   |      |
| t <sub>PZL2</sub>       | Propagation delay time, stand                        | lby-to-low-level output       | DE at 0 V, C <sub>L</sub> = 15 pF<br>See Figure 11                     |             | 3300 |      |

 <sup>(1)</sup> All typical values are at 25°C and with a 5-V supply
 (2) .t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.




# THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted(1)

|                 | PARAMETER                         | TEST CONDITIONS  |                     | MIN TYP | MAX        | UNIT |
|-----------------|-----------------------------------|--|---------------------|---------|------------|------|
|                 | Junction-to-ambient               | Low-K board <sup>(3)</sup> , No airflow                                | HVD50, HVD51, HVD52 | 230.8   |            |      |
| ,               | thermal resistance <sup>(2)</sup> | COM-1  | HVD53, HVD54, HVD55 | 162.6   |            |      |
| $\Theta_{JA}$   | Junction-to-ambient               | High-K board (4), No airflow   | HVD50, HVD51, HVD52 | 135.1   |            |      |
|                 | thermal resistance <sup>(2)</sup> | ON:  | HVD53, HVD54, HVD55 | 92.1    | <u>~</u> ( | 0000 |
|                 | Junction-to-board                 | High K based   | HVD50, HVD51, HVD55 | 44.4    |            | °C/W |
| ) <sub>JB</sub> | thermal resistance                | High-K board   | HVD53, HVD54, HVD55 | 61.1    |            |      |
|                 | Junction-to-case                  | No hoord   | HVD50, HVD51, HVD52 | 43.5    |            |      |
| JC              | thermal resistance                | No board   | HVD53, HVD54, HVD55 | 58.6    | 0 -        |      |
| 1               |                                   | $R_1 = 60\Omega$ , $C_1 = 50$ pF,                                      | HVD50 (25Mbps)      |         | 420        | Co   |
|                 |                                   | Input to D a 50% duty cycle square   I                                 | HVD51 (10Mbps)      | 1       | 404        |      |
| 1               | Davies assume dissipation         | wave at indicated signaling rate                                       | HVD52 (1Mbps)       |         | 383        | J    |
| D               | Device power dissipation          | $R_L = 60\Omega$ , $C_L = 50$ pF,                                      | HVD53 (25Mbps)      | 111     | 420        | mW   |
|                 |                                   | DE at V <sub>CC</sub> RE at 0 V,<br>Input to D a 50% duty cycle square | HVD54 (10Mbps)      |         | 404        |      |
|                 |                                   | wave at indicated signaling rate                                       | HVD55 (1Mbps)       |         | 383        |      |
|                 |                                   |  | HVD50               | -40     | 55         | _7   |
|                 |                                   | Low-K board, No airflow  | HVD51, HVD52        | -40     | 84         |      |
| A               | Ambient air temperature           | -TXV.100   | HVD53, HVD54, HVD55 | -40     | 85         | °C   |
|                 | TYP T                             | High K hand No sign.   | HVD50, HVD51, HVD52 | -40     | 85         |      |
|                 |                                   | High-K board, No airflow   | HVD53, HVD54, HVD55 | -40     | 85         |      |
| JSD             | Thermal shutdown junctio          | n temperature  |                     | 165     | 4 -        |      |

- See *Application Information* section for an explanation of these parameters. The intent of  $\theta_{JA}$  specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.
- In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

# PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V<sub>OD</sub> Test Circuit: Voltage and Current Definitions

Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading **Test Circuit** 



VOD(RING) is measured at four points on the output waveform, corresponding to overshoot and undershoot from the VOD(H) and VOD(L) steady state values.






Figure 3. V<sub>OD(RING)</sub> Waveform and Definitions



Input: PRR = 500 kHz, 50% Duty Cycle,t  $_r$ <6ns,  $t_f$ <6ns,  $Z_O$  = 50  $\Omega$ 

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 5. Driver Switching Test Circuit and Voltage Waveforms






Figure 6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8. Receiver Voltage and Current Definitions






Figure 9. Receiver Switching Test Circuit and Voltage Waveforms




Figure 10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 12. Test Circuit, Transient Overvoltage Test

### **DEVICE INFORMATION**

### LOW-POWER STANDBY MODE

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.



Figure 13. Low-Power Standby Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

2 Submit Documentation Feedback



# **FUNCTION TABLES**

Table 1. SN65HVD53, SN65HVD54, SN65HVD55 DRIVER

| IN    | PUTS      | OUTPUTS |   |  |
|-------|-----------|---------|---|--|
| D/    | DE        | Υ       | Z |  |
| H     | Н         | Н       | L |  |
| L-7 ( | Н         | L       | Н |  |
| - ( X | L or open | Z       | Z |  |
| Open  | C H       | T L     | H |  |

Table 2. SN65HVD53, SN65HVD54, SN65HVD55
RECEIVER

| DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$ | ENABLE<br>RE | OUTPUT<br>R |
|--|--------------|-------------|
| V <sub>ID</sub> ≤ −0.2 V                         | L            | L           |
| -0.2 V < V <sub>ID</sub> < -0.02 V               | L            | ?           |
| -0.02 V ≤ V <sub>ID</sub>                        | L            | Н           |
| X  | H or open    | Z           |
| Open Circuit                                     | 41           | Н           |
| Idle circuit                                     | COE          | H           |
| Short Circuit, $V_{(A)} = V_{(B)}$               | L            | Н           |

Table 3. SN65HVD50, SN65HVD51, SN65HVD52 DRIVER

|            | OUT   | TPUTS |
|------------|-------|-------|
| INPUT<br>D | TOO Y | Z     |
| Н          | Н     | L     |
| L          | L     | Н     |
| Open       | L     | H     |

Table 4. SN65HVD50, SN65HVD51, SN65HVD52
RECEIVER


| DIFFERENTIAL INPUTS V <sub>ID</sub> = V <sub>(A)</sub> - V <sub>(B)</sub> | OUTPUT<br>R |
|---|-------------|
| V <sub>ID</sub> ≤ −0.2 V  |             |
| $-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.02 \text{ V}$                 | ?           |
| -0.02 V ≤ V <sub>ID</sub>   | H           |
| Open Circuit  | Н           |
| Idle circuit  | H ()        |
| Short Circuit, $V_{(A)} = V_{(B)}$  | H           |

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



| TO NE                                      | TAN W.      | R1/R2 | R3     |
|--|-------------|-------|--------|
| SN65HVD50, SN65HVD53                       | 11001.      | 9 kΩ  | 45 kΩ  |
| SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55 | TANN -T CON | 36 kΩ | 180 kΩ |



### TYPICAL CHARACTERISTICS

# SIGNALING RATE 70 T<sub>A</sub> =25°C $R_L = 54 \Omega$ $R_E = V_{CC}$ $C_L = 50 pF$ DE = V<sub>CC</sub> 65 I<sub>CC</sub> (RMS Supply Current, mA) 60 $V_{CC} = 5.0 \text{ VDC}$ 55 50 45 40 25 0 5 10 20 15 Signaling Rate (Mbps)

Figure 14.

HVD50, HVD53

**RMS SUPPLY CURRENT** 

HVD51, HVD54 RMS SUPPLY CURRENT VS SIGNALING RATE





Figure 15.

HVD52, HVD55 RMS SUPPLY CURRENT



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

# TEXAS INSTRUMENTS

# TYPICAL CHARACTERISTICS (continued)






Figure 17.



HVD51, HVD52, HVD54, HVD55

Figure 18.

# DRIVER LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# DRIVER HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 20.



# TYPICAL CHARACTERISTICS (continued)

# DRIVER DIFFERENTIAL OUTPUT VOLTAGE





Figure 21.

# ENABLE TIME vs COMMON-MODE VOLTAGE (SEE Figure 25)



### DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE




Figure 22.

# DIFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 24.



# **TYPICAL CHARACTERISTICS (continued)**




Figure 25. Driver Enable Time From DE to  $V_{\rm OD}$ 

The time  $t_{pZL}(x)$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.



### **APPLICATION INFORMATION**

### THERMAL CHARACTERISTICS OF IC PACKAGES

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

θ<sub>JC</sub> (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 26.




Figure 26. Thermal Resistance



# **REVISION HISTORY**

| Ch   | nanges from Original (September 2005) to Revision A  | Page     |
|------|--|----------|
| •    | Changed the Description and illustration   | <u> </u> |
| •    | Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52.  | 2        |
| •    | Changed the Abs Max Table to include V <sub>(A)</sub> , V <sub>(B)</sub> , V <sub>(Y)</sub> , V <sub>(Z)</sub> and P <sub>D(cont)</sub>  | <u>2</u> |
| •    | Changed V <sub>OD(RING)</sub> Max value From 0.05 V <sub>OD(SS)</sub>   To: 10% with the associated note.  |          |
| •    | Changed t <sub>r</sub> MIN value From: 25 ns To: 20 ns   |          |
| •    | Changed t <sub>f</sub> MIN value From: 25 ns To: 20 ns   | 5        |
| •    | Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA  | 6        |
| •    | Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE   | 12       |
|      | M. 1100  |          |
| Cr   | nanges from Revision A (February 2006) to Revision B   | Page     |
| •    | Added t <sub>sk(p)</sub> TYP Values  | 5        |
| •    | Deleted t <sub>sk(p)</sub> MAX Values  | 5        |
| Fo . | TANN. TO COMP.   | ×1 (     |
| Ch   | nanges from Revision B (May 2006) to Revision C  | Page     |
| •    | Added Figure 23  | 17       |
| •    | Added Figure 25  | 17       |
| ) -  | THE THE STATE OF T | 400      |
| Cr   | nanges from Revision C (July 2006) to Revision D   | Page     |
| •    | Changed text of feature bullet From: Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A and RS-422 Compatible To: Designed for RS-422 and RS485 Networks  | 1 1      |
|      | TIM WILLIAM TOOLS STILL  | -x11     |
| Cr   | nanges from Revision D (June 2008) to Revision E   | Page     |
| • 1  | Changed text of feature bullet From: 3.3-V Devices Available, SN65HVD30-39 To: 3.3-V Devices Available, SN65HVD30-35   | 1        |
| •    | Deleted all references to SN65HVD56, SN65HVD57, SN65HVD58, SN65HVD59 throughout the data sheet   | 1        |
| •    | Deleted RECEIVER EQUALIZATION CHARACTERISTICS from the data sheet.   | 2        |
| •    | Changed scale of Figure 19   | 16       |
| •    | Changed scale of Figure 20   | 16       |
| •    | Added Figure 24  | 17       |
| •    | Changed Figure 26  | 19       |

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Product Folder Link(s): SN65HVD50-SN65HVD55





16-Jul-2008

# **PACKAGING INFORMATION**

|   | Orderable Device | Status (1) | Package<br>Type | Package<br>Drawing | Pins | Packag<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp (3)  |
|---|------------------|------------|-----------------|--------------------|------|---------------|---------------------------|------------------|--------------------|
|   | SN65HVD50D       | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD50DG4     | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD50DR      | ACTIVE     | SOIC            | D                  | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD50DRG4    | ACTIVE     | SOIC            | D                  | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD51D       | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD51DG4     | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD51DR      | ACTIVE     | SOIC            | D                  | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD51DRG4    | ACTIVE     | SOIC            | DO                 | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
| \ | SN65HVD52D       | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD52DG4     | ACTIVE     | SOIC            | D                  | 8    | 75            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD52DR      | ACTIVE     | SOIC            | D.                 | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD52DRG4    | ACTIVE     | SOIC            | D                  | 8    | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD53D       | ACTIVE     | SOIC            | <b>1</b> D         | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD53DG4     | ACTIVE     | SOIC            | D                  | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD53DR      | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD53DRG4    | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
| 1 | SN65HVD54D       | ACTIVE     | SOIC            | D                  | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD54DG4     | ACTIVE     | SOIC            | D                  | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD54DR      | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD54DRG4    | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
| J | SN65HVD55D       | ACTIVE     | SOIC            | D                  | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD55DG4     | ACTIVE     | SOIC            | D                  | 14   | 50            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD55DR      | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |
|   | SN65HVD55DRG4    | ACTIVE     | SOIC            | D                  | 14   | 2500          | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM |

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

## PACKAGE OPTION ADDENDUM

16-Jul-2008



RUMENTS

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

16-Jul-2008




### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS → K0 $\oplus$ $\oplus$ $\oplus$ $\oplus$ Cavity → A0 **←**

| A0 | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



|                                     |      | WW                 | F  | Pocket Q | uadrants                 | DIAM.                    |         |         |         |            |           |                  |
|-------------------------------------|------|--------------------|----|----------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| *All dimensions are nominal  Device |      | Package<br>Drawing |    | SPQ      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN65HVD50DR                         | SOIC | D                  | 8  | 2500     | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD51DR                         | SOIC | D                  | 8  | 2500     | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD52DR                         | SOIC | D                  | 8  | 2500     | 330.0                    | 12.4                     | 6.4     | 5.2     | 2.1     | 8.0        | 12.0      | Q1               |
| SN65HVD53DR                         | SOIC | D                  | 14 | 2500     | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |
| SN65HVD54DR                         | SOIC | D                  | 14 | 2500     | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |
| SN65HVD55DR                         | SOIC | D                  | 14 | 2500     | 330.0                    | 16.4                     | 6.5     | 9.0     | 2.1     | 8.0        | 16.0      | Q1               |

材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# PACKAGE MATERIALS INFORMATION



16-Jul-2008



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# \*All dimensions are nominal

WWW.100Y.COM


100Y.COM.T

| dimensions are nominal  Device | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm |
|--------------------------------|--------------|-----------------|------|------|-------------|------------|------------|
| SN65HVD50DR                    | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0       |
| SN65HVD51DR                    | SOIC         | D 1             | 8    | 2500 | 346.0       | 346.0      | 29.0       |
| SN65HVD52DR                    | SOIC         | D               | 8    | 2500 | 346.0       | 346.0      | 29.0       |
| SN65HVD53DR                    | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0       |
| SN65HVD54DR                    | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0       |
| SN65HVD55DR                    | SOIC         | D               | 14   | 2500 | 346.0       | 346.0      | 33.0       |

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- 放 Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

# Products Applications

Audio www.ti.com/communications Communications and Telecom www.ti.com/audio **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers **Data Converters** dataconverter.ti.com Consumer Electronics www.ti.com/consumer-app **DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP Industrial www.ti.com/industrial

DSP dsp.ti.com Industrial www.ti.com/industrial
Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical
Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and www.ti.com/automotive

Power Mgmt power.ti.com Transportation and www.ti.com/automotive Automotive

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com Wireless www.ti.com/wireless-apps

RF/IF and ZigBee® Solutions www.ti.com/lprf

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated