


# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-485-A† and ITU Recommendations V.11 and X.27
- Operate at Data Rates up to 35 Mbaud
- Four Skew Limits Available:  
SN65ALS176 . . . 15 ns  
SN75ALS176 . . . 10 ns  
SN75ALS176A . . . 7.5 ns  
SN75ALS176B . . . 5 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirements  
. . . 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design

D OR P PACKAGE  
(TOP VIEW)



勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

## description

The SN65ALS176 and SN75ALS176 series differential bus transceivers are designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS176 and SN75ALS176 series combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The SN65ALS176 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The SN75ALS176 series is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† These devices meet or exceed the requirements of TIA/EIA-485-A, except for the Generator Contention Test (para. 3.4.2) and the Generator Current Limit (para. 3.4.3). The applied test voltage ranges are  $-6\text{ V}$  to  $8\text{ V}$  for the SN75ALS176, SN75ALS176A, and SN75ALS176B and  $-4\text{ V}$  to  $8\text{ V}$  for the SN65ALS180.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated



SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B  
DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

AVAILABLE OPTIONS

T <sub>A</sub>	t <sub>sk(lim)</sub> <sup>†</sup>	PACKAGED DEVICES	
		SMALL OUTLINE (D) <sup>‡</sup>	PLASTIC DIP (P)
0°C to 70°C	10 7.5 5	SN75ALS176D SN75ALS176AD SN75ALS176BD	SN75ALS176P SN75ALS176AP SN75ALS176BP
–40°C to 85°C	15	SN65ALS176D	SN65ALS176P

<sup>†</sup> This is the maximum range that the driver or receiver delay times vary over temperature, V<sub>CC</sub>, and process (device to device).

<sup>‡</sup> The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75ALS176DR).

Function Tables

DRIVER

INPUT D	ENABLE DE	OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z


H = high level, L = low level, X = irrelevant,  
Z = high impedance

RECEIVER

DIFFERENTIAL INPUTS A–B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	H
–0.2 V < V <sub>ID</sub> < 0.2 V	L	?
V <sub>ID</sub> ≤ –0.2 V	L	L
X	H	Z
Inputs open	L	H


H = high level, L = low level, X = irrelevant,  
Z = high impedance

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, $V_I$	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	97°C/W
P package	85°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.  
 2. The package thermal impedance is calculated in accordance with JESD 51.

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

## recommended operating conditions (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$		4.75	5	5.25	V
Input voltage at any bus terminal (separately or common mode), $V_I$ or $V_{IC}$				12	V
				-7	V
High-level input voltage, $V_{IH}$	D, DE, and $\overline{RE}$	2			V
Low-level input voltage, $V_{IL}$	D, DE, and $\overline{RE}$			0.8	V
Differential input voltage, $V_{ID}$ (see Note 3)				$\pm 12$	V
High-level output current, $I_{OH}$	Driver			-60	mA
	Receiver			-400	$\mu A$
Low-level output current, $I_{OL}$	Driver			60	mA
	Receiver			8	mA
Operating free-air temperature, $T_A$	SN65ALS176	-40		85	$^{\circ}C$
	SN75ALS176 series	0		70	$^{\circ}C$

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

## DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
$V_{IK}$ Input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V
$V_O$ Output voltage	$I_O = 0$	0		6	V
$ V_{OD1} $ Differential output voltage	$I_O = 0$	1.5		6	V
$ V_{OD2} $ Differential output voltage	$R_L = 100 \Omega$ , See Figure 1	$\frac{1}{2}V_{OD1}$ or 2§			V
	$R_L = 54 \Omega$ , See Figure 1	1.5	2.5	5	V
$V_{OD3}$ Differential output voltage	$V_{test} = -7 \text{ V to } 12 \text{ V}$ , See Figure 2	1.5		5	V
$\Delta V_{OD} $ Change in magnitude of differential output voltage¶	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1			$\pm 0.2$	V
$V_{OC}$ Common-mode output voltage	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1			3 -1	V
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage¶	$R_L = 54 \Omega$ or $100 \Omega$ , See Figure 1			$\pm 0.2$	V
$I_O$ Output current	Outputs disabled (see Note 4)	$V_O = 12 \text{ V}$		1	mA
		$V_O = -7 \text{ V}$		-0.8	
$I_{IH}$ High-level input current	$V_I = 2.4 \text{ V}$			20	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_I = 0.4 \text{ V}$			-400	$\mu\text{A}$
$I_{OS}$ Short-circuit output current#	$V_O = -4 \text{ V}$	SN65ALS176		-250	mA
	$V_O = -6 \text{ V}$	SN75ALS176		-250	
	$V_O = 0$			-150	
	$V_O = V_{CC}$			250	
	$V_O = 8 \text{ V}$			250	
$I_{CC}$ Supply current	No load	Outputs enabled		23	mA
		Outputs disabled		19	

† The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^\circ\text{C}$ .

§ The minimum  $V_{OD2}$  with a  $100\text{-}\Omega$  load is either  $\frac{1}{2} V_{OD1}$  or  $2 \text{ V}$ , whichever is greater.

¶  $\Delta|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from one logic state to the other.

# Duration of the short circuit should not exceed one second for this test.

NOTE 4: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

## SN65ALS176

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$t_d(OD)$ Differential output delay time	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3			15	ns
$t_{sk(p)}$ Pulse skew‡	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3		0	2	ns
$t_{sk(lim)}$ Pulse skew§	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3			15	ns
$t_t(OD)$ Differential output transition time	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3		8		ns
$t_{PZH}$ Output enable time to high level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 4			80	ns
$t_{PZL}$ Output enable time to low level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 5			30	ns
$t_{PHZ}$ Output disable time from high level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 4			50	ns
$t_{PLZ}$ Output disable time from low level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 5			30	ns

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Pulse skew is defined as the  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

§ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

## SN75ALS176, SN75ALS176A, SN75ALS176B

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$t_d(OD)$ Differential output delay time	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3	3	8	13	ns
		4	7	11.5	
		5	8	10	
$t_{sk(p)}$ Pulse skew‡	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3		0	2	ns
$t_{sk(lim)}$ Pulse skew§	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3			10	ns
				7.5	
				5	
$t_t(OD)$ Differential output transition time	$R_L = 54\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 3		8		ns
$t_{PZH}$ Output enable time to high level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 4		23	50	ns
$t_{PZL}$ Output enable time to low level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 5		14	20	ns
$t_{PHZ}$ Output disable time from high level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 4		20	35	ns
$t_{PLZ}$ Output disable time from low level	$R_L = 110\ \Omega$ , $C_L = 50\text{ pF}$ , See Figure 5		8	17	ns

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Pulse skew is defined as the  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

§ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

## SYMBOL EQUIVALENTS

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
$V_O$	$V_{Oa}, V_{Ob}$	$V_{Oa}, V_{Ob}$
$ V_{OD1} $	$V_O$	$V_O$
$ V_{OD2} $	$V_t (R_L = 100\ \Omega)$	$V_t (R_L = 54\ \Omega)$
$ V_{OD3} $	None	$V_t$ (test termination measurement 2)
$\Delta V_{OD} $	$  V_t  -  \bar{V}_t  $	$  V_t  -  \bar{V}_t  $
$V_{OC}$	$ V_{Os} $	$ V_{Os} $
$\Delta V_{OC} $	$ V_{Os} - \bar{V}_{Os} $	$ V_{Os} - \bar{V}_{Os} $
$I_{OS}$	$ I_{sa} ,  I_{sb} $	None
$I_O$	$ I_{xa} ,  I_{xb} $	$I_{ia}, I_{ib}$





# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

## RECEIVER SECTION

**electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IT+}$ Positive-going input threshold voltage	$V_O = 2.7\text{ V}$ ,	$I_O = -0.4\text{ mA}$			0.2	V
$V_{IT-}$ Negative-going input threshold voltage	$V_O = 0.5\text{ V}$ ,	$I_O = 8\text{ mA}$	-0.2‡			V
$V_{hys}$ Hysteresis voltage ( $V_{IT+} - V_{IT-}$ )				60		mV
$V_{IK}$ Enable-input clamp voltage	$I_I = -18\text{ mA}$				-1.5	V
$V_{OH}$ High-level output voltage	$V_{ID} = 200\text{ mV}$ , See Figure 6	$I_{OH} = -400\text{ }\mu\text{A}$ ,	2.7			V
$V_{OL}$ Low-level output voltage	$V_{ID} = -200\text{ mV}$ , See Figure 6	$I_{OL} = 8\text{ mA}$ ,			0.45	V
$I_{OZ}$ High-impedance-state output current	$V_O = 0.4\text{ V to }2.4\text{ V}$				$\pm 20$	$\mu\text{A}$
$V_I$ Line input current	Other input = 0 V (see Note 5)	$V_I = 12\text{ V}$			1	mA
		$V_I = -7\text{ V}$			-0.8	
$I_{IH}$ High-level-enable input current	$V_{IH} = 2.7\text{ V}$				20	$\mu\text{A}$
$I_{IL}$ Low-level-enable input current	$V_{IL} = 0.4\text{ V}$				-100	$\mu\text{A}$
$r_I$ Input resistance			12	20		$k\Omega$
$I_{OS}$ Short-circuit output current	$V_{ID} = 200\text{ mV}$ ,	$V_O = 0$	-15		-85	mA
$I_{CC}$ Supply current	No load	Outputs enabled		23	30	mA
		Outputs disabled		19	26	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for power on and power off. Refer to TIA/EIA-485-A for exact conditions.

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B

## DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

### SN65ALS176

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$t_{pd}$ Propagation time	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$ , See Figure 7			25	ns
$t_{sk(p)}$ Pulse skew§	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$ , See Figure 7		0	2	ns
$t_{sk(lim)}$ Pulse skew¶	$R_L = 54\ \Omega$ , See Figure 3			15	ns
$t_{PZH}$ Output enable time to high level	$C_L = 15\text{ pF}$ , See Figure 8		11	18	ns
$t_{PZL}$ Output enable time to low level	$C_L = 15\text{ pF}$ , See Figure 8		11	18	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 15\text{ pF}$ , See Figure 8			50	ns
$t_{PLZ}$ Output disable time from low level	$C_L = 15\text{ pF}$ , See Figure 8			30	ns

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Pulse skew is defined as the  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

¶ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

### SN75ALS176, SN75ALS176A, SN75ALS176B

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$t_{pd}$ Propagation time	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$ , See Figure 7	9	14	19	ns
$t_{sk(p)}$ Pulse skew‡	$V_{ID} = -1.5\text{ V to }1.5\text{ V}$ , See Figure 7		0	2	ns
$t_{sk(lim)}$ Pulse skew§	$R_L = 54\ \Omega$ , See Figure 3			10	ns
				7.5	ns
				5	ns
$t_{PZH}$ Output enable time to high level	$C_L = 15\text{ pF}$ , See Figure 8		7	14	ns
$t_{PZL}$ Output enable time to low level	$C_L = 15\text{ pF}$ , See Figure 8		20	35	ns
$t_{PHZ}$ Output disable time from high level	$C_L = 15\text{ pF}$ , See Figure 8		20	35	ns
$t_{PLZ}$ Output disable time from low level	$C_L = 15\text{ pF}$ , See Figure 8		8	17	ns

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Pulse skew is defined as the  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

§ Skew limit is the maximum difference in propagation delay times between any two channels of any two devices.

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver  $V_{OD2}$  and  $V_{OC}$

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



### PARAMETER MEASUREMENT INFORMATION

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)






Figure 2. Driver  $V_{OD3}$




TEST CIRCUIT




VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
 C.  $t_d(OD) = t_d(ODH)$  or  $t_d(ODL)$

Figure 3. Driver Test Circuit and Voltage Waveforms



TEST CIRCUIT




VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .


Figure 4. Driver Test Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .

Figure 5. Driver Test Circuit and Voltage Waveforms






Figure 6. Receiver  $V_{OH}$  and  $V_{OL}$  Test Circuit



TEST CIRCUIT




VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
C.  $t_{pd} = t_{PLH}$  or  $t_{PHL}$


Figure 7. Receiver Test Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .

Figure 8. Receiver Test Circuit and Voltage Waveforms



SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B  
DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

TYPICAL CHARACTERISTICS†




Figure 9




Figure 10




Figure 11

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

† Operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.



# RECEIVER TYPICAL CHARACTERISTICS†




Figure 12




Figure 13




Figure 14




Figure 15

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SN65ALS176, SN75ALS176, SN75ALS176A, SN75ALS176B  
DIFFERENTIAL BUS TRANSCEIVERS

SLLS040H – AUGUST 1987 – REVISED JUNE 2000

TYPICAL CHARACTERISTICS†




Figure 16





Figure 17

† Operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.

APPLICATION INFORMATION



NOTE A: The line should terminate at both ends in its characteristic impedance ( $R_T = Z_0$ ). Stub lengths off the main line should be kept as short as possible.

Figure 18. Typical Application Circuit

勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65ALS176D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65ALS176P	OBSOLETE	PDIP	P	8		TBD	Call TI	Call TI
<b>SN75ALS176AD</b>	ACTIVE	<b>SOIC</b>	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176ADE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176ADRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176AP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS176APE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS176BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176BP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS176BPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS176D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75ALS176DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS176P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS176PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


勝特力材料 886-3-5753170  
勝特力电子(上海) 86-21-54151736  
勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



**TAPE AND REEL INFORMATION**



**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ALS176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75ALS176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75ALS176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75ALS176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65ALS176DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75ALS176ADR	SOIC	D	8	2500	340.5	338.1	20.6
SN75ALS176BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75ALS176DR	SOIC	D	8	2500	340.5	338.1	20.6

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001

勝特力材料 886-3-5753170  
 勝特力电子(上海) 86-21-54151736  
 勝特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

For the latest package information, go to [http://www.ti.com/sc/docs/package/pkg\\_info.htm](http://www.ti.com/sc/docs/package/pkg_info.htm)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265