TEXAS INSTRUMENTS



UC1610 UC3610

SLUS339B - JUNE 1993 - REVISED DECEMBER 2004

DUAL SCHOTTKY DIODE BRIDGE

FEATURES

- Monolithic Eight-Diode Array
- Exceptional Efficiency
- Low Forward Voltage
- Fast Recovery Time
- High Peak Current
- Small Size

DESCRIPTION

This eight-diode array is designed for high-current, low duty-cycle applications typical of flyback voltage clamping for inductive loads. The dual bridge connection makes this device particularly applicable to bipolar driven stepper motors.

The use of Schottky diode technology features high efficiency through lowered forward voltage drop and decreased reverse recovery time.

This single monolithic chip is fabricated in both hermetic CERDIP and copper-leaded plastic packages. The UC1610 in ceramic is designed for -55° C to 125° C environments but with reduced peak current capability. The UC2610 in plastic and ceramic is designed for -25° C to 125° C environments also with reduced peak current capability; while the UC3610 in plastic has higher current rating over a 0°C to 70°C temperature range.

AVAILABLE OPTIONS

| . . | Packaged Devices | | | | | | | |
|----------------|------------------|---------|---------|--|--|--|--|--|
| $T_A = T_J$ | SOIC Wide (DW) | DIL (J) | DIL (N) | | | | | |
| –55°C to 125°C | UC1610DW | UC1610J | UC1610N | | | | | |
| –25°C to 125°C | UC2610DW | UC2610J | UC2610N | | | | | |
| 0°C to 70°C | UC3610DW | UC3610J | UC3610N | | | | | |

THERMAL INFORMATION

| PACKAGE | θja | θjc |
|------------------|-------------------------|-------------------|
| SOIC (DW) 16 pin | 50 – 100 ⁽¹⁾ | 27 |
| DIP (J) 8 pin | 125 – 160 | 20 ⁽²⁾ |
| DIP (N) 8 pin | 103 ⁽¹⁾ | 50 |

NOTES: 1. Specified θja (junction-to-ambient) is for devices mounted to 5-in² FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5-in² aluminum PC board. Test PWB was 0.062 in thick and typically used 0.635-mm trace widths for power packages and 1.3-mm trace widths for non-power packages with a 100-mil x 100-mil probe land area at the end of each trace.


 θjc data values stated were derived from MIL–STD–1835B. MIL–STD–1835B states that the baseline values shown are worst case (mean + 2s) for a 60-mil x 60-mil microcircuit device silicon die and applicable for devices with die sizes up to 14400 square mils. For device die sizes greater than 14400 square mils use the following values; dual-in-line, 11°C/W; flat pack, 10°C/W; pin grid array, 10°C/W.






SLUS339B - JUNE 1993 - REVISED DECEMBER 2004

N OR J PACKAGE TOP VIEW



勝特力電材超市-龍山店 886-3-5773766 勝特力電材超市-光復店 886-3-5729570 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 http://www.100y.com.tw

> DW PACKAGE TOP VIEW



absolute maximum ratings over operating free-air temperature (unless otherwise noted)^{†‡}

| Peak inverse voltage (per diode) | 50 V |
|--|---------|
| Peak forward current | |
| UC1611 | 1 A |
| UC2610 | 1 A |
| UC3611 | 3 A |
| Power dissipation at T _A = 70°C | |
| Storage temperature range, T _{stg} –65°C to |) 150°C |
| Storage temperature range, T _{stg} –65°C to Lead temperature (soldering, 10 seconds) | 300°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] Consult packaging section of databook for thermal limitations and considerations of package.

electrical characteristics, all specifications apply to each individual diode, $T_J = 25^{\circ}C$, $T_A = T_J$, (except as noted)


| PARAMETER | TEST CONDITIONS | MIN | ТҮР | MAX | UNITS |
|-----------------------|---|------|------|-----|-------|
| Francisco Harris dura | I _F = 100 mA | 0.35 | 0.5 | 0.7 | V |
| eakage current | I _F = 1 A | 0.8 | 1.0 | 1.3 | V |
| | V _R = 40 V | | 0.01 | 0.1 | mA |
| Leakage current | $V_{R} = 40 \text{ V}, 	 T_{J} = 100^{\circ}\text{C}$ | | 0.1 | 1.0 | mA |
| Reverse recovery | 0.5 A forward to 0.5 A reverse | | 15 | | ns |
| Forward recovery | 1 A forward to 1.1 V recovery | | 30 | | ns |
| Junction capacitance | V _R = 5 V | | 70 | | pF |


NOTE: At forward currents of greater than 1.0 A, a parasitic current of approximately 10 mA may be collected by adjacent diodes.

2



APPLICATION INFORMATION










Figure 4



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| UC1610J | OBSOLETE | CDIP | JG | 8 | | TBD | Call TI | Call TI |
| UC1610J883B | OBSOLETE | CDIP | JG | 8 | | TBD | Call TI | Call TI |
| UC2610N | ACTIVE | PDIP | Р | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC2610NG4 | ACTIVE | PDIP | Р | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC3610DW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3610DWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3610DWTR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3610DWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3610N | ACTIVE | PDIP | Р | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC3610NG4 | ACTIVE | PDIP | Р | 8 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC3610Q | OBSOLETE | PLCC | FN | 20 | | TBD | Call TI | Call TI |
| UC3610QTR | OBSOLETE | PLCC | FN | 20 | | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UC3610DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

W1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC3610DWTR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |

MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997

CERAMIC DUAL-IN-LINE





NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



MECHANICAL DATA

MPLC004A - OCTOBER 1994

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018






MECHANICAL DATA

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-013 variation AA.



勝特力電材超市-龍山店 886-3-5773766 勝特力電材超市-光復店 886-3-5729570 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 http://www.100y.com.tw

LAND PATTERN DATA





NOTES:

A. All linear dimensions are in millimeters.

DW (R-PDSO-G16)

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

