FAIRCHIL

SEMICONDUCTOR

April 1988 Revised July 1999 74F193 Up/Down Binary Counter with Separate Up/Down Clocks

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

General Description


The 74F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided

that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


Ordering Code:

Order Number	Package Number	Package Description
74F193SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74F193SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F193PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Logic Symbols



Connection Diagram





www.fairchildsemi.com WW.100Y.COM

© 1999 Fairchild Semiconductor Corporation DS009497

Unit Loading/Fan Out

Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA
Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/-1.8 mA
Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA
Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA
Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA
Flip-Flop Outputs	50/33.3	–1 mA/20 mA
Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA
Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA
	Count Up Clock Input (Active Rising Edge) Count Down Clock Input (Active Rising Edge) Asynchronous Master Reset Input (Active HIGH) Asynchronous Parallel Load Input (Active LOW) Parallel Data Inputs Flip-Flop Outputs Terminal Count Down (Borrow) Output (Active LOW)	DescriptionHIGH/LOWCount Up Clock Input (Active Rising Edge)1.0/3.0Count Down Clock Input (Active Rising Edge)1.0/3.0Asynchronous Master Reset Input (Active HIGH)1.0/1.0Asynchronous Parallel Load Input (Active LOW)1.0/1.0Parallel Data Inputs1.0/1.0Flip-Flop Outputs50/33.3Terminal Count Down (Borrow) Output (Active LOW)50/33.3

Functional Description

The 74F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{TC}_{U} = Q_{0} \bullet Q_{1} \bullet Q_{2} \bullet Q_{3} \bullet \overline{CP}_{U}$$
$$\overline{TC}_{D} = \overline{Q}_{0} \bullet \overline{Q}_{1} \bullet \overline{Q}_{2} \bullet \overline{Q}_{3} \bullet \overline{CP}_{D}$$

The 74F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P₀–P₃) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table


S	MR	PL	CPU	CPD	Mode
Į	Ĥ	Х	X	Х	Reset (Asyn.)
•	L	L	х	x	Preset (Asyn.)
	L	н	н	н	No Change
l	L V	н	~	н	Count Up
	L	Н	Н	~~	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial _ = LOW-to-HIGH Clock Transition


State Diagram



WWW.100Y.C

www.fairchildsemi.com

2



3 WWW.100Y.COM.T

Absolute Maximum Ratings(Note 1)

WWW.100Y.COM.TW

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

WWW.100Y.COM.T

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

WWW.100Y.COM.TW

Symbol	Parameter	Min Typ	Max	Units	V _{CC}	Conditions
′ін	Input HIGH Voltage	2.0	N	V	W.V.	Recognized as a HIGH Signal
L	Input LOW Voltage	M.	0.8	V	-15	Recognized as a LOW Signal
CD	Input Clamp Diode Voltage	N.C.	-1.2	V	Min	I _{IN} = -18 mA
	Output HIGH 10% V _{CC} Voltage 5% V _{CC}	2.5 2.7	WT	V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
.co	Output LOW 10% V _{CC} Voltage	TOOX.COM	0.5	V	Min	I _{OL} = 20 mA
y.C	Input HIGH Current	1.100Y.COT	5.0		Max	V _{IN} = 2.7V
/1	Input HIGH Current Breakdown Test	N.100Y.CC	100 7.0	μΑ	Max	V _{IN} = 7.0V
EX OS	Output HIGH Leakage Current	VN. 100Y.C	50	μA	Max	V _{OUT} = V _{CC}
D100	Input Leakage Test	4.75	COM	v	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
N.10	Output Leakage Circuit Current	V 1003	3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
W.1	Input LOW Current	WWW.100	-0.6 -1.8	mA	Max	V _{IN} = 0.5V (MR, <u>PL</u> , P _n) V _{IN} = 0.5V (CP _u , CP _D)
s	Output Short-Circuit Current	-60	-150	mA	Max	V _{OUT} = 0V
N	Power Supply Current	38	55	mA	Max	WY -10

WWW.100Y.COM.TW 特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

4

WWW.100Y.CO

WWW.100Y.COM.TW

WWW.100Y.C www.fairchildsemi.com

Symbol	Parameter	I.M.	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
N.		Min	Тур	Max	Min	Max
f _{MAX}	Maximum Count Frequency	100	125	V. 10	90)Mr.
t _{PLH}	Propagation Delay	4.0	7.0	9.0	4.0	10.0
t _{PHL}	CP _U or CP _D to	3.5	6.0	8.0	3.5	9.0
	TC _U or TC _D	NT.			1002.	
t _{PLH}	Propagation Delay	4.0	6.5	8.5	4.0	9.5
tPHL	CP _U or CP _D to Q _n	5.5	9.5	12.5	5.5	13.5
t _{PLH}	Propagation Delay	3.0	4.5	7.0	3.0	8.0
t _{PHL}	P _n to Q _n	6.0	11.0	14.5	6.0	15.5
t _{PLH}	Propagation Delay	5.0	8.5	11.0	5.0	12.0
t _{PHL}	PL to Q _n	5.5	10.0	13.0	5.5	14.0
t _{PHL}	Propagation Delay	5.5	11.0	14.5	5.5	15.5
	MR to Q _n				MN.	
t _{PLH}	Propagation Delay	6.0	10.5	13.5	6.0	14.5
	MR to TCU	N.COM			W	
t _{PHL}	Propagation Delay	6.0	11.5	14.5	6.0	15.5
	MR to TCD	IN TO A				
t _{PLH}	Propagation Delay	7.0	12.0	15.5	7.0	16.5
t _{PHL}	PL to TC _U or TC _D	7.0	11.5	14.5	7.0	15.5
t _{PLH}	Propagation Delay	7.0	11.5	14.5	7.0	15.5
tPHL	P_n to \overline{TC}_U or \overline{TC}_D	6.5	11.0	14.0	6.5	15.0

WWW.100Y.COM.TW

ADY.COM.TW

74F193

AC Operating Requirements

WWW.100Y.COM.TW

Symbol	Parameter	- C - D	+25°C - +5.0V	$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$		Units
	CON'	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5	1.1	5.0		N.10
t _S (L)	P _n to PL	4.5	TT.	5.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.0	N.	2.0		
t _H (L)	P _n to PL	2.0		2.0		
t _W (L)	PL Pulse Width, LOW	6.0	ONr.	6.0	-	ns
t _W (L)	CP _U or CP _D	5.0	M.	5.0	14	ns
	Pulse Width, LOW	Jon V.	COM			
t _W (L)	CP _U or CP _D	100-	~ ^			
	Pulse Width, LOW	10.0	1.00	10.0		ns
	(Change of Direction)	N.100	1001	1.1	ſ	
t _W (H)	MR Pulse Width, HIGH	6.0	N.0	6.0		ns
t _{REC}	Recovery Time	6.0	ALCO	6.0		ns
	PL to CP _U or CP _D	1	JU 1	M.L		
t _{REC}	Recovery Time	4.0	N.V.	4.0	N	ns
	MR to CP _U or CP _D		100 -			

特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> www.fairchildsemi.com .unik

WWW.100Y.COM.TV


5 WWW.100Y.COM.T

WWW.

WWW.100Y.COM


WWW.IC

特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



6

WWW.100'



74F193 Up/Down Binary Counter with Separate Up/Down <u>0</u>

www.fairchildsemi.com ath MWW.1002.COM

7