

March 1989 Revised March 2000

DM74LS534 Octal D-Type Flip-Flop with 3-STATE Outputs


General Description

The DM74LS534 is a high speed, low power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus oriented applications. A buffered Clock (CP) and Output Enable $(\overline{\text{OE}})$ is common to all flip-flops. The DM74LS534 is the same as the DM74LS374 except that the outputs are inverted.

Ordering Code:


| Į. | Order Number Package Number | | Package Description |
|----|-----------------------------|------|---|
| Ţ | DM74LS534N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Logic Symbol



 $V_{CC} = Pin 20$ GND = Pin 10

Connection Diagram



Pin Descriptions

| Pin Name | Description | | |
|--------------------------------|--|--|--|
| D0-D7 | Data Inputs | | |
| CP | Clock Pulse Input (Active Rising Edge) | | |
| ŌĒ | 3-STATE Output Enable Input (Active LOW) | | |
| 0 0- 0 7 | Complementary 3-STATE Outputs | | |

Truth Table

| In | outs | Out | puts |
|----------------|----------------------|-----|------|
| D _n | CP | OE | On |
| HOU | ~ | N L | L |
| T | $^{0.1}$ CO 100 | L | Н |
| x 101 | X | Н | Z |

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance ✓ = LOW-to-HIGH Clock (CP) transistion

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

Functional Description

The DM74LS534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) tran-

sistion. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Logic Diagram



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units | |
|--------------------|--|------|-----|------|-------|--|
| V _{CC} | Supply Voltage | 4.75 | 5 | 5.25 | V | |
| V _{IH} | HIGH Level Input Voltage | 2 | | | V | |
| V _{IL} | LOW Level Input Voltage | | | 0.8 | V | |
| V _{OH} | HIGH Level Output Current | | | -2.6 | mA | |
| I _{OL} | LOW Level Output Current | | | 24 | mA | |
| T _A | Free Air Operating Temperature | 0 | | 70 | °C | |
| t _S (H) | Setup Time HIGH or LOW | 20 | | | no | |
| t _S (L) | D_n to \overline{CP} | 20 | | | ns | |
| t _H (H) | Hold Time HIGH or LOW | 0 | | | | |
| t _H (L) | D _n to $\overline{\text{CP}}$ | 0 | | | ns | |
| t _W (H) | CP Pulse Width HIGH or LOW | 15 | | | | |
| t _W (L) | | 15 | | | ns | |

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ (Note 2) | Max | Units |
|------------------|-----------------------------------|--|-----|-----------------|------|-------|
| V _I | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | -1.5 | V |
| V _{OH} | HIGH Level | V _{CC} = Min, I _{OH} = Max | 3.3 | | V | |
| | Output Voltage | $V_{IL} = Max V_{IH} = Min$ | 2.4 | 3.3 | | v |
| V _{OL} | LOW Level | V _{CC} = Min, I _{OL} = Max | | 0.35 | 0.5 | |
| | Output Voltage | $V_{IL} = Max, V_{IH} = Min$ | | 0.35 | 0.5 | V |
| | | I _{OL} = 12 mA, V _{CC} = Min | | 0.25 | 0.4 | |
| I | Input Current @ Max Input Voltage | $V_{CC} = Max, V_I = 7V$ | | | 0.1 | mA |
| I _{IH} | HIGH Level Input Current | $V_{CC} = Max, V_I = 2.7V$ | | | 20 | μΑ |
| I _{IL} | LOW Level Input Current | $V_{CC} = Max, V_I = 0.5V$ | | | -400 | μΑ |
| I _{OZH} | Off-State Output Current with | $V_{CC} = Max, V_O = 2.4V$ | | 20 | 20 | μА |
| | HIGH Level Output Voltage Applied | $V_{IH} = Min, V_{IL} = Max$ | | | 20 | |
| I _{OZL} | Off-State Output Current with | $V_{CC} = Max, V_O = 0.4V$ | | | -20 | μΑ |
| | LOW Level Output Voltage Applied | $V_{IH} = Min, V_{IL} = Max$ | | | -20 | |
| Ios | Short Circuit Output Current | V _{CC} = Max (Note 3) | -20 | | -100 | mA |
| Icc | Supply Current | V _{CC} = Max (Note 4) | | 45 | | mA |

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: $I_{\mbox{\footnotesize CC}}$ is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Switching Characteristics V_{CC} = +5.0V, T_A = +25°C

| Symbol | Parameter | $R_L = 2 k\Omega$ | Units | | |
|------------------|-------------------------|-------------------|-------|--------|--|
| Syllibol | | Min | Max | Ullits | |
| f _{MAX} | Maximum Clock Frequency | 35 | | MHz | |
| t _{PLH} | Propagation Delay | | 28 | ns | |
| t _{PHL} | CP to Q _n | | 28 | | |
| t _{PZH} | Output Enable Time | | 28 | ns | |
| t _{PZL} | | | 28 | | |
| t _{PHZ} | Output Disable Time | | 20 | ns | |
| t_{PLZ} | | | 25 | | |

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com