INTEGRATED CIRCUITS

DATA SHEET

74F194 4-bit bidirectional universal shift register

Product specification

IC15 Data Handbook

1989 Apr 04

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PHILIPS



Philips Semiconductors

74F194

FEATURES

- Shift right and shift left capability
- Synchronous parallel and serial data transfer
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

DESCRIPTION

The functional characteristics of the 74F194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 9ns (typical) for 74F, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

The 74F194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, S0 and S1. As shown in the Mode Select-Function Table, data can be entered and shifted from left to right (shift right, Q0→Q1, etc.), or right to left (shift left, Q3→Q2, etc.), or parallel data can be entered, loading all 4 bits of the register simultaneously. When both S0 and S1 are Low, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (DSR, DSL) to allow multistage shift right or shift left data transfers without interfering with parallel load operation. Mode Select and data inputs on the 74F194 are edge-triggered, responding only to the Low-to-High transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Select and selected data inputs must be stable one setup time prior to the Low-to-High transition of the clock pulse. Signals on the Mode Select, Parallel Data (D0-D3) and Serial Data (D_{SR}, D_{SI}) can change when the clock is in either state, provided only the recommended setup and hold times, with respect to the clock rising edge, are observed. The four Parallel Data inputs (D0-D3) are D-type inputs. Data appearing on (D0-D3) inputs when S0 and S1 are High is transferred to the Q0-Q3 outputs respectively, following the next Low-to-High transition of the clock. When Low, the asynchronous Master Reset (MR) overrides all other input conditions and forces the Q outputs Low.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PIN CONFIGURATION MR 16 V_{CC} 15 Q0 D_{SR} 2 D0 3 14 Q1 13 Q2 D1 4 D2 5 12 Q3 D3 6 11 CP 10 S1 D_{SL} 7

TYPICAL TYPE TYPICAL fMAX SUPPLY CURRENT (TOTAL) 74F194 150MHz 33mA

9 S0

SF00167

ORDERING INFORMATION

GND 8

| 16-pin plastic DIPN74F194NSOT38-416-pin plastic SON74F194DSOT109-1 | | COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to +70°C | PKG DWG # |
|--|---------------|---|-----------|
| 16-pin plastic SO N74F194D SOT109-1 | n plastic DIP | N74F194N | SOT38-4 |
| COM.I'W WILLOW COM.I' | n plastic SO | N74F194D | SOT109-1 |
| | n plastic SO | N74F194D | SOT109-1 |
| | | | |


| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|-----------------|--|---------------------|---------------------|
| D0–D3 | Parallel data inputs | 1.0/1.0 | 20µA/0.6mA |
| D _{SR} | Serial data input (Shift Right) | 1.0/1.0 | 20µA/0.6mA |
| D _{SL} | Serial data input (Shift Left) | 1.0/1.0 | 20µA/0.6mA |
| S0, S1 | Mode Select inputs | 1.0/1.0 | 20µA/0.6mA |
| CP | Clock Pulse input (active rising edge) | 1.0/1.0 | 20µA/0.6mA |
| MR | Asynchronous master Reset input (Active Low) | 1.0/1.0 | 20µA/0.6mA |
| Q0–Q3 | Data outputs | 50/33 | 1.0mA/20mA |

NOTE: One (1.0) FAST unit load is defined as: 20uA in the High state and 0.6mA in the Low state.


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

| 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw | roduct specification |
|--|----------------------|
| WW.100X.COM.TW | |





LOGIC DIAGRAM



April 4, 1989

74F194

FUNCTION TABLE

| <i>N</i> ., | ION TAE | INPUTS | | | | | OUTPUTS | | | N | | |
|-------------|---------|--------|-----|-----------------|-----------------|----|---------|-----|-------|------------|-------------------|--|
| СР | MR | S1 | SO | D _{SR} | D _{SL} | Dn | Q0 | Q1 | Q2 | Q3 | OPERATING MODES | |
| X | L | Х | X | X | X | Х | L | L.V | Jur L | CO_{M} . | Reset (clear) | |
| х | Н | 1 | NT. | X | X | Х | q0 | q1 | q2 | q3 | Hold (do nothing) | |
| 1 | H | h | 111 | X | Y·Y | X | q1 | q2 | q3 | Lo | Chitt Int | |
| ↑.C | Н | Νh | 1/1 | x | h | X | q1 | q2 | q3 | Н | Shift left | |
| .↑.C | Н | | h | | X.C | Х | N L | q0 | q1 | q2 | Objit sinkt | |
| 1 | COH | | h | h | x | × | н | q0 | q1 | q2 | Shift right | |
| \uparrow | CH) | h | h | X | X | dn | d0 | d1 | d2 | d3 | Parallel load | |

H = High voltage level

h = High voltage level one setup time prior to Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to Low-to-High clock transition

X = Don't care

 \uparrow = Low-to-High clock transition

dn(qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition.

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
|--------------------|--|-------------------------|------|
| V _{CC} | Supply voltage | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | -0.5 to +7.0 | V |
| I _{IN} | Input current | -30 to +5 | mA |
| V _{OUT} 🔨 | Voltage applied to output in High output state | –0.5 to V _{CC} | V. |
| I _{OUT} | Current applied to output in Low output state | 40 | mA |
| T _{amb} | Operating free-air temperature range | 0 to +70 | °C |
| T _{stg} | Storage temperature range | -65 to +150 | C∘C |

RECOMMENDED OPERATING CONDITIONS

| | WWW.L. OOX.COM | T | MM | UNIT | |
|------------------|--------------------------------------|--------|-------|------|-----|
| SYMBOL | PARAMETER | MIN | NOM | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | High-level input voltage | 2.0 | | WIE | v |
| V _{IL} | Low-level input voltage | CO2 | | 0.8 | V.V |
| I _{IK} | Input clamp current | 001. | M.T.W | -18 | mA |
| I _{OH} | High-level output current | 100Y.C | WI.IM | -1 | mA |
| I _{OL} | Low-level output current | 1004.0 | WILL | 20 🔨 | mA |
| T _{amb} | Operating free-air temperature range | 0 | Nn NU | +70 | °C |

| 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw | | | 6-21-541517 | | |
|---|------|-----------|--------------|-------|--|
| nttp.//www.ibby.com.tw | | | | 101 | |
| | Http | 5://www.1 | oby. com. tw | TN 10 | |

ELECTRICAL CHARACTERISTICS DC

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

74F194

| OVALDOL | CONTRACTOR CONTRACTOR | TEAT CONDITION | | | LIMITS | | |
|-----------------|---|--|---------------------|-------|------------------|--------|------|
| SYMBOL | PARAMETER | TEST CONDITIC | NS' | MIN | TYP ² | MAX | UNIT |
| V-ONI | Llick lovel output veltore3 | $V_{CC} = MIN, V_{IL} = MAX$ | ±10%V _{CC} | 2.5 | | | V |
| V _{OH} | High-level output voltage ³ | V _{IH} = MIN, I _{OH} = MAX | ±5%V _{CC} | 2.7 | 3.4 | | V |
| S.COm | TAN MAN TOOX.CO | $V_{CC} = MIN, V_{IL} = MAX$ | ±10%V _{CC} | 1.00 | 0.30 | 0.50 | V |
| VOL | Low-level output voltage | V _{IH} = MIN, I _{OL} = MAX | ±5%V _{CC} | N.CO | 0.30 | 0.50 | V |
| VIK | Input clamp voltage | $V_{CC} = MIN, I_I = I_{IK}$ | NWW.10 | N.C | -0.73 | _ –1.2 | V |
| Ю07.~ | Input current at maximum input voltage | $V_{CC} = MAX, V_I = 7.0V$ | I.W.Kar | | 01., | 100 | μΑ |
| IIII O | High-level input current | $V_{CC} = MAX, V_I = 2.7V$ | | 1001 | .Mo. | 20 | μA |
| hL . | Low-level input current | $V_{CC} = MAX, V_I = 0.5V$ | AM. | 100%. | | -0.6 | mA |
| los | Short-circuit output current ⁴ | V _{CC} = MAX | WWV | -60 | COM | -150 | mA |
| Icc | Supply current (total) ⁵ | $V_{CC} = MAX$ | | 1.10 | 33 | 46 | mA |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

3. Output High state will change to Low stat if an external voltage of less than 0.0V is applied.

4. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

5. With all outputs open, Di inputs grounded and a 4.5V applied to S0, S1, MR and the serial inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CP.

| Va | W. LON.COM | WWW | S.COF | WTN | LIN | IITS | 100Y.CC | TIM |
|--------------------------------------|-------------------------------|-------------------|---|---------------------------------|---------------------|-----------------------|---|------|
| SYMBOL | PARAMETER | TEST CONDITION | V T _a C _L = 5 | cc = +5. mb = +25 0pF, RL | 0V 5°C = 500Ω | $T_{amb} = 0^{\circ}$ | 5.0V ± 10% C to +70°C , R _L = 500Ω | UNIT |
| | W.1001.COM.TW | WWW.1 | MIN | TYP | MAX | MIN | MAX | |
| f _{MAX} | Maximum clock frequency | Waveform 1 | 105 | 150 | | 90 | WN.100 | MHz |
| t _{PLH} t _{PHL} | Propagation delay CP to Qn | Waveform 1 | 3.5 3.5 | 5.2 5.5 | 7.0 7.0 | 3.5 3.5 | 8.0 8.0 | ns |
| t _{PHL} | Propagation delay MR to Qn | Waveform 2 | 4.5 | 8.6 | 12.0 | 4.5 | 14.0 | ns |

AC ELECTRICAL CHARACTERISTICS


AC SETUP REQUIREMENTS

| | WWWWWWWWWWW | W W | -11 | 00Y.C | LIM | ITS | N. C. | 11001 |
|--|---|-------------------|---|---|------------------|-----------------------|--|-------|
| SYMBOL | PARAMETER | TEST CONDITION | V T _a C _L = 5 | cc = +5.0 _{mb} = +25 0pF, R _L : | ℃ ℃ = 500Ω | T _{amb} = 0° | .0V ± 10% C to +70°C , R _L = 500Ω | UNIT |
| | WW.100 - | DM. L | MIN | TYP | MAX | MIN | MAX | |
| t _S (H) t _S (L) | Setup time, High or Low Dn, D_{SL} , D_{SR} to CP | Waveform 3 | 4.0 4.0 | W.10 | oy.CC | 4.0 4.0 | N | ns |
| t _h (H) t _h (L) | Hold time, High or Low Dn, D _{SL} , D _{SR} to CP | Waveform 3 | 00 | | 00¥.C | 1.0 1.0 | | ns |
| t _S (H) t _S (L) | Setup time, High or Low Sn to CP | Waveform 3 | 8.0 8.0 | WW | 100%. | 9.0 8.0 | N | ns |
| t _h (H) t _h (L) | Hold time, High or Low Sn to CP | Waveform 3 | 0 0 | WW | 1.100 | 0.00 | Wn | ns |
| t _W (H) | CP Pulse width, High | Waveform 1 | 5.0 | - N | W.70 | 5.5 | 1. P. C. | ns |
| t _W (L) | MR Pulse width, Low | Waveform 2 | 5.0 | | W.10 | 5.0 | | ns |
| t _{REC} | Recovery time, MR to CP | Waveform 2 | 7.0 | N | | 8.0 | | ns |


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 3. Setup and Hold Times

TIMING DIAGRAM


Typical Clear, Load, Shift-Right, Shift-Left and Inhibit Sequence



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

 $MR \qquad V_M \qquad$

Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time




Product specification 74F194

力材料 886-3-5753170 勝 特 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW WWW.100Y.COM.TV 100X.CO.4

WWW.100Y.COM



LOOX.COM


Note

| | WWW | REFER | ENCES | WW VIA | EUROPEAN | ISSUE DATE |
|---------|-----|-----------|-------|--------|------------|----------------------------------|
| VERSION | IEC | JEDEC | EIAJ | WW.Io | PROJECTION | ISSUE DATE |
| SOT38-4 | N N | W.1001.CC | M.T.Y | WWW.10 | | -92-11-17 95-01-14 |

1001.CO.8

74F194

Product specification



Note

| OUTLINE | | REFERE | ENCES | N . 100 ' | EUROPEAN | ISSUE DATE | | |
|----------|---------|----------|--------|------------|------------|---------------------------------|--|--|
| VERSION | JEDEC | EIAJ | WW 100 | PROJECTION | ISSUE DATE | | | |
| SOT109-1 | 076E07S | MS-012AC | WTN | WWW.10 | | 95-01-23 97-05-22 | | |

WW 1001.CO19

74F194

Product specification

74F194

| 勝特力材料 | 886-3-5753170 |
|-------------|-----------------|
| 胜特力电子(上海) | 86-21-54151736 |
| 胜特力电子(深圳) | 86-755-83298787 |
| Http://www. | 100y. com. tw |

Data sheet status

| Data sheet status | Product status | Definition ^[1] |
|----------------------------|-------------------|---|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Please consult the most recently issued datasheet before initiating or completing a design. [1]

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 10-98

Document order number:

print code

9397-750-05095

Let's make things better.



