

Data sheet acquired from Harris Semiconductor SCHS106B – Revised July 2003

CMOS Presettable Up/Down Counters (Dual Clock With Reset)

High-Voltage Types (20-Volt Rating) CD40192 — BCD Type CD40193 — Binary Type

DOWN Counter and the CD40193B Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals and a master RESET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided.

The counter is cleared so that all outputs are in a low state by a high on the RE-SET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET ENABLE control is low.

The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down one count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high.

The CARRY and BORROW signals are high when the counter is counting up or down. The CARRY signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished without the need for additional external circuitry by tying the BORROW and CARRY outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding counter package.

The CD40192B and CD40193B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


CD40192B, CD40193B Types

Features:

- Individual clock lines for counting up or counting down
- Synchronous high-speed carry and borrow propagation delays for cascading
- Asynchronous reset and preset capability
- Medium-speed operation—f_{CL} = 8 MHz (typ.) @ 10 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



9205-27564

CD40192B, CD40193B TERMINAL ASSIGNMENT

Applications:

- Up/down difference counting
- Multistage ripple counting
- Synchronous frequency dividers
- A/D and D/A conversion
- Programmable binary or BCD counting




Fig. 1 — CD401928 logic diagram (BCD).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

CD40192B, CD40193B Types




Fig. 2 - CD40193B logic diagram (binary).




Fig. 4 - Internal logic of Flip-flop.

TRUTH TABLE

CLOCK UP	CLOCK DOWN	PRESET	RESET	ACTION
	1	TONTO	-0Mo2	COUNT UP
<u> </u>	1	7 100X	0.1	NO COUNT
1		* N. A	. 0	COUNT DOWN
1	1	STAMM.	CO	NO COUNT
X	×	0 11.10	< 0	PRESET
X	X	X	10M	RESET

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE




Fig. 3 - CD40192B timing diagram.




Fig. 5 - CD401938 timing diagram.




Fig. 6 — Typical output low (sink) current cheracteristics.

CD40192B, CD40193B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	1/1/1/1003
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	10
For TA = -55°C to +100°C	500mW
For TA = +100°C to +125°C Derate Linearity a	at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Tyr	
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	, , , , , , , , , , , , , , , , , , ,
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max .	+265 ⁰ C

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C (unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V _{DD}	LIN	IITS	UNITS
	(V)	Min.	Max.	
Supply Voltage Range (For T _A = Full Temp. Range)	MTon	30	18	V
B. T. T. 100	5	80	Mr.	-1
Removal Time: RESET or PE	10	40	-17	ns
RESELOUPE	15	30	0 7, ,,	
Pulse Width:	5	480	CGN	1
RESET	10	300		ns
NESE!	15	260	$^{1}C_{O_{D}}$	
W. W	5	240	- 50	Mrs
PE WWW.	10	170	V. T.	ns
	15	140	~−C	0_{Mr}
M. 100 r. O.W. I.	5	180	00 =	OM.
CLOCK	10 🕥	90	(n)=\(\frac{1}{2}\).	ns
- COM.	15	60	100 - - <1	CO_{N_I}
- Au	5	- 11	2	(0)
Clock Input Frequency Page 1986	10	DC	4	MHz
	15	LAIN	5.5	N CO
M. 21 101 20 W.T.	5		15	
Clock Rise & Fall Time	10	4 111	15	μs
the state of the s	15		5	1




Fig. 10 — Timing diagram defining trem




Fig. 7 — Minimum output low (sink) current characteristics.




Fig. 8 — Typical output high (source) "
current characteristics.




Fig. 9 — Minimum output high (source) ***cs-2430 current characteristics.




Fig. 11 — Typical transition time as a function of load capacitance.

CD40192B, CD40193B Types

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

STATIC FI ECTRICAL CHARACTERISTICS

CHARACTER-	CONE	NTIO	VS .	LIMI	TS AT	INDICA	TED TE	MPER	ATURES	(oc)	N.C
ISTIC	Vo	VIN	VDD	700 .	.c0	Mir	_<1		+25	W.r.	UNITS
WITH.	(V)	2	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	00x.
Quiescent Device		0,5	5	5	5	150	150	_	0.04	5	1007
Current,		0,10	10	10	10	300	300	_	0.04	10	To
IDD Max.	/V =	0,15	15	20	20	600	600	-	0.04	20	μΑ
COM.	cVI -	0,20	20	100	100	3000	3000	-	0.08	100	- 40
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	i	~1 ~ N	N.F.
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	A.A.T.	-xxi 1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	4	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1,15	-1.6	-3.2	-7//	7 7
	9.5	0,10	10	-1.6	-1.5	-1.17	-0.9	-1.3	-2.6	- <	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	- 1	0,5	5	11	o	.05		λπ.J	0	0.05	M
Low-Level,	$CO_{Z_{2}}$	0,10	10	×*	0	.05	V.C.	757	0	0.05	
VOL Max.		0,15	15		Ō	.05			0	0.05	V
Output Voltage:	.02	0,5	5		4	.95	102	4.95	5	-	V
High-Level,	4 C 0	0,10	10		9	.95		9.95	10	-	
VOH Min.	C	0,15	15		14	1.95	The -	14.95	15		
Input Low	0.5, 4.5		5		W	.5	1003		$\sqrt{\pi}$	1.5	-
Voltage,	1, 9	$\Omega \overline{\Delta}_{T}$	10			3		J -C I) <u>-</u>	3	
VIL Max.	1.5,13.5	-	15			4	N 100	_	07/	4	
Input High	0.5, 4.5	\mathcal{N}_{r}	5	N		3.5	- 40	3.5		121	. V
Voltage,	1, 9	\subset	10	.41		7	M-7	7.7	COM	-	J
VIH Min.	1,5,13.5		15	LAA		11	-KN1	011 E	-O)	$T_{T,L}$	
Input Current	^{ZN-} 700.	0,18	18	±0.1	±0.1	±1	±1	750,	±10-5	±0.1	μΑ




Fig. 12 - Typical propagation delay time as a function of load capacitance.





Fig. 13 - Dynamic power dissipation.

WWW.100Y.COM.TW



are identical).

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

CD40192B, CD40193B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	V _{DD}		LIMIT	S	UNITS
TOO WILLIAM WILLIAM TOOK O	(V)	Min.	Тур.	Max.	1,100
Propagation Delay Time tpHL, tpLH:	TN5	-	250	500	×1 10
CLOCK UP or CLOCK DOWN to Q, RESET to C	10	-	120	240	ns
10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	15	<u> </u>	90	180	$\propto 1.1$
OCT.CO. LIN MAL 100	5	N-	200	400	- 1
PE to Q	CO 10	\sqrt{N}	100	200	ns
100x 111 W 3110	15		70	140	
TOOK CO. TELL	5	IZN.	160	320	N N
CLOCK UP to CARRY, CLOCK DOWN to BORF		-	80	160	ns
21 100 1. ALT W. W.	15	-	60	120	
W. CO. TAN	5	17	300	600	MA
RESET or PE to BORROW or CARRY	10	-	150	300	ns
1100Y. ON.TW	15	747	110	220	
IMM. CONTROL AM	5	-	100	200	
Transition Time, t _{THL} , t _{TLH}	10	G_{Z}	50	100	ns
MI TOOK ON THE W.	15		40	80	L
WWW. CO. TW	5	5	40	80	
Min. Removal Time, trem* RESET or PE	10	y € (20	40	ns
MM, 1007:	15	-	15	30	
MAN, W.CO, LM	5	17.	240	480	N
Min. Pulse Width, tw RESET	10	-37	150	300	ns
WW. TIOON.	15	$\partial \sigma_{x}$	130	260	
WWW COLUCY TW	5	(AO)	120	240	CAN
PE	10		85	170	ns
	15	£01	70	140	1.7
WWW CONTRACTION	5	. ≓ 4 (90	180	TTV
CLOCK	10	M_{T_L}	45	90	ns
WW 11007.0M.TW	15	- 11	30	60	M.T
WWW. OUX.CO. TW	5	2	4	Air.	- a K 1
Max. Clock Input Frequency, fCL	10	4	8	.√ (MHz
	15	5.5	110	0.7.	Mon
	5	17/	= 4	15	U - 1
Clock Rise & Fall Time, t _r , t _f	10	2710	M_{1}	15	μs
	15	771	-TN	115	- <u>ac</u>
Input Capacitance, CIN:	W	1/1	14	- 100	N.C.
RESET			10	15	pF
All Other Inputs			5	7.5	pF

^{*} The time required for RESET or PRESET ENABLE control to be removed before clocking (see timing diagram, Fig. 10.




Fig. 14 - Dynamic power dissipation test circuit.




Fig. 15 - Quiescent-device-current test circuit.




Fig. 16 - Input-voltage test circuit.




Fig. 17 - Input current test circuit.




Fig. 18 - Cascaded counter packages.



www.ti.com

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PACKAGE OPTION ADDENDUM

11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40192BE	ACTIVE	PDIP	N N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40192BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40192BF	ACTIVE	CDIP	J	16	111	TBD	A42	N / A for Pkg Type
CD40192BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD40192BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40192BNSRE4	ACTIVE	10 so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40192BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BE	ACTIVE	PDIP	N N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40193BEE4	ACTIVE	PDIP	N.COM	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40193BF3A	ACTIVE	CDIP	JCO)	16	1	TBD	A42	N / A for Pkg Type
CD40193BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40193BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



www ti com

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

PACKAGE OPTION ADDENDUM

11-Nov-2009

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


WWW.100X.

29-Jul-2009 www ti com

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

CD40193BNSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadran
	CD40192BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
ND 10100 DD ND	CD40193BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
D40193BPWR TSSOP PW 16 2000 330.0 12.4 7.0 5.6 1.6 8.0 12.0 Q1	CD40193BPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1

WWW.100Y.COM.1


WWW.1007.C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.101

WWW.100Y.COM.

29-Jul-2009 www ti com



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40192BNSR	SO_	NS	16	2000	346.0	346.0	33.0
CD40193BNSR	SO	NS	16	2000	346.0	346.0	33.0
CD40193BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0


WWW.100Y.C

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN




NOTES:

- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- This package is hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20. WWW.100Y.COM.TW

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- $\stackrel{\frown}{\mathbb{C}}$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- ⚠ The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers Audio amplifier.ti.com www.ti.com/audio **Data Converters** Automotive dataconverter.ti.com www.ti.com/automotive DLP® Products www.dlp.com Broadband www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers Medical www.ti.com/clocks www.ti.com/medical Interface Military interface.ti.com www.ti.com/military Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony Video & Imaging **RFID** www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated