

Data sheet acquired from Harris Semiconductor SCHS199C

February 1998 - Revised August 2004

High-Speed CMOS Logic Quad Bilateral Switch

Features

Wide Analog-Input-Voltage Range 0 V	to '	10V
Low "ON" Resistance		

-	45Ω (Typ)	$V_{CC} = 4.5V$
-	35 Ω (Typ)	V _{CC} = 6V
4	30 Ω (Typ)	1fcV _{CC} = 9V

- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- · Built-In "Break-Before-Make" Switching
- Suitable for Sample and Hold Applications
- Wide Operating Temperature Range ... -55°C to 125°C
- HC Types
 - 2V to 10V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V

Description

The CD74HC4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

Each switch has two input/output terminals (nY, nZ) and an active high enable input (nE). Current through the switch will not cause additional V_{CC} current provided the analog voltage is maintained between V_{CC} and GND.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD74HC4016E	-55 to 125	14 Ld PDIP
CD74HC4016M	-55 to 125	14 Ld SOIC
CD74HC4016MT	-55 to 125	14 Ld SOIC
CD74HC4016M96	-55 to 125	14 Ld SOIC
CD74HC4016PW	-55 to 125	14 Ld TSSOP
CD74HC4016PWR	-55 to 125	14 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250

Pinout

CD74HC4016 (PDIP, SOIC, TSSOP) TOP VIEW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CD74HC4016


Functional Diagram

boy.COM.TW

LOOY.COM.TW

W.100Y.COM.TW

WW.100Y.COW.TW



C TRUTH TABLE

77.	TABLE	M.100 T. COM.
nE	SWITCH	MAN. 100X.COM
105 TO	OFF	MAN TOO T CON
180	ON	V 1001.

X100Y.COM.TW

WWW.100Y.CO


WWW.1007.

WWW.1007

Logic Diagram

WWW.100Y.COM.TW

100Y.COM.TW



WW.100Y.COM.TW

WWW.100Y.CO

CD74HC4016

Absolute Maximum Ratings Thermal Information DC Supply Voltage, V_{CC}-0.5V to 7V θ_{JA} (°C/W) Thermal Resistance (Typical, Note 1) DC Input Diode Current, I_{IK} C Input Diode Current, I_{IK} For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$±20mA M (SOIC) Package..... PW (TSSOP) Package 96 Maximum Junction Temperature (Plastic Package) 150°C DC Output Diode Current, IOK Maximum Storage Temperature Range-65°C to 150°C Maximum Lead Temperature (Soldering 10s).....300°C DC Output Source or Sink Current per Output Pin, IO For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$±25mA Operating Conditions Operating Conditions Temperature Range, T_A-55°C to 125°C Supply Voltage Range, V_{CC} HC Types2V to 10V DC Input or Output Voltage, V_I, V_O 0V to V_{CC} 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implie

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

W.100 2	$O_{M'I}$	TEST	CONDIT	IONS	CO_J	25°C	X	-40°C	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	COM			MM Too	v.C	OM.	TW		MW.	O.Y.C	OM	W
High Level Input	VIH	Ī	- 3	2	1.5	ON	W	1.5	WW	1.5	COA	٧
Voltage	A COM	.1.		4.5	3.15	$C_{\mathcal{O}_{\widetilde{J}}}$		3.15	WW	3.15	$C_{O_{Mr}}$	V
	O CO	1.1		6	4.2	v.EO	M.	4.2	ĪV	4.2	N.COD	V
Low Level Input	V _{IL}	Win	, -	2	1.100	v-C	0.5	·W-	0.5	Min	0.5	V
Voltage	100 r.	$O_{M',I'}$	· «N	4.5	M.In	ov.	1.35	TW	1.35	MAN	1.35	٧
	N.100 1.	$CO_{W',j}$	ON	6	N (2)	00 00 V	1.8	W	1.8	MEN.	1.8	V
"ON" Resistance	R _{ON}	V _{IH} or	V _{CC} or	4.5	W-W	45	180	W.	225	WENN	270	Ω
I _O = 1mA	WW.100	V _{IL}	GND	6		35	160	M.	200	WW	240	Ω
	WW.100	CO,	VI.T.	9	Win	30	135	ONI.	170	āVV	205	Ω
	WW.10	2 C(M_{II}	4.5	-WY	85	320	COAr.	400	-11	480	Ω
	WW.	00 r.	$O_{M',I}$	6	-	55	240	$C_{O_{Mr}}$	300	- 1	360	Ω
	N W	700 r.	$CO_{W_{i,j}}$	9	-	35	170	V.CON	215	- ,	255	Ω
Maximum "ON"	ΔR _{ON}	V _{IL} or	V _{CC} or	4.5	-	10	W.In.	o√.€O	TW	-	WALL	Ω
Resistance Between Any Two Switches	TAN A	V _{IH}	GND	6	-	8.5	M.T.	on Z.C)NI-	· -	WW	Ω
Switch Off Leakage	I _{IZ}	En =	V _{CC} or	6	-	-11	±0.1	A OUT Y	±1	W -	±1	μА
Current		GND	GND	10	N -	-	±0.1	1001	±1	TVI-	±1	μА
Logic Input Leakage Current	lı .	V _{CC} or GND	.100Y.	6	W-	-	±0.1	W.100	C±1	-	±1	μА

CD74HC4016

DC Electrical Specifications (Continued)

	W 100Y	TEST	T CONDIT	IONS	- 111	25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device	lcc	V _{CC} or	V _{CC} or	6	M.	W.10	2	OMIT	20	-	40	μА
Current I _O = 0mA	WW.1	GND	GND	10	IN A	NN.	16	COM	160	-	320	μΑ

Switching Specifications Input t_r, t_f = 6ns

CONTAIN WY	1007	TEST	Vcc	W	25°C	1 1005	-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	MA	OY.CO	N	•	MAA	-110	OXIC	TALE	N		
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	W	60	00.1°C	75	W -	90	ns
Switch In to Switch Out	MMM'	ON COM	4.5	-	W	12	1007.	15	IN.	18	ns
	WWW	C _L = 15pF	5	-	4	Min	1007	Con	TW	-	ns
	WWW	C _L = 50pF	6	N -	-	10	100	13	NTN	15	ns
	WW	N. Too Y.Co	9	W.	-	8	41.5	10	TTV	12	ns
Propagation Delay,	t _{PZH} , t _{PZL}	C _L = 50pF	2	TEN	-	190	MAIN.	240	71 T	285	ns
Switch Turn-On En to Out	N N	MM. Inc.	4.5	TV	-	38	Min	48	ON	57	ns
		C _L = 15pF	5	T	1 6	- 1	MAIN	1001	CO ₂	TW	ns
	N	C _L = 50pF	6	N	W	32	W-W	41	I.COP	48	ns
	W	MMMTO	9	Opp	TT	28	THE WAY	35	V.CO	42	ns
Propagation Delay,	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	$O_{M_{i}}$	TV	145	-111	180	107-CC	220	ns
Switch Turn-Off En to Out	TW	WWW.	4.5	$C_{\overline{\Omega}_{j}}$		29	- 11	36	100-X.C	44	ns
	7.1.	C _L = 15pF	5	V.CC	12	W	- <	MAN	Vion.	COM	ns
	Mir	C _L = 50pF	6	N-C	ON	25	-	31	1007	38	ns
	$0M \cdot I$	WW	9	M.	JON.	22	-	28	100	33	ns
Input Capacitance	C _I	- 17	M.	.007	CO	10	V -	10	110	10	pF
Power Dissipation Capacitance (Notes 2, 3)	C _{PD}	M - A	5	(.100	12	OM.T	W -	- 1	MAN.	00¥.C	pF

NOTES:

- 2. C_{PD} is used to determine the dynamic power consumption, per package.
 3. P_D = C_{PD} V_{CC}² f₁ + ∑ (C₁ + C₂) V_C ² f₂ . 3. P_D = C_{PD} V_{CC}² f_i + Σ (C_L + C_S) V_{CC}² f_o where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage.

Analog Channel Specifications $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	V _{CC} (V)	CD74HC4016	UNITS
Switch Frequency Response Bandwidth at -3dB Figure 3	Figure 6, Notes 4, 5	4.5	>200	MHz
Crosstalk Between Any Two Switches, Figure 4	Figure 5, Notes 5, 6	4.5	TBE	dB
Total Harmonic Distortion	1kHz, V _{IS} = 4V _{P-P} Figure 7	4, 5	0.078	%
	1kHz, V _{IS} = 8V _{P-P} Figure 7	W. 9 0 Y.	0.018	%

Analog Channel Specifications T_A = 25°C (Continued)

PARAMETER	TEST CONDITIONS	V _{CC} (V)	CD74HC4016	UNITS
Control to Switch Feedthrough Noise	Figure 8	4.5	TBE	mV
	N WW.1007	9	TBE	mV
Switch "OFF" Signal Feedthrough, Figure 4	Figure 9, Notes 5, 6	4.5	-62	dB
Switch Input Capacitance, C _S	IN W. 10	DY. COM.	5	pF

NOTES

- 4. Adjust input level for 0dBm at output, f = 1MHz.
- V_{IS} is centered at V_{CC}/2.
- 6. Adjust input for 0dBm at VIS.

Typical Performance Curves




FIGURE 1. TYPICAL "ON" RESISTANCE VS INPUT SIGNAL VOLTAGE




FIGURE 3. SWITCH FREQUENCY RESPONSE




FIGURE 2. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE





FIGURE 4. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY

WWW.100Y.C

Analog Test Circuits







FIGURE 5. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT







FIGURE 6. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 7. TOTAL HARMONIC DISTORTION TEST CIRCUIT







FIGURE 8. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT

FIGURE 9. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms






FIGURE 10. HC/HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

FIGURE 11. SWITCH TURN-ON AND TURN-OFF PROPAGATION DELAY TIMES



PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4016E	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4016E	Samples
CD74HC4016EE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4016E	Sample
CD74HC4016M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	Sample
CD74HC4016MT	ACTIVE	SOIC	I. D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	Sample
CD74HC4016PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP14	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

400Y.COM.TW

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

22-Jan-2015 www ti com

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran
CD74HC4016M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4016MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

ox.com.TW 22-Jan-2015 www ti com



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
D74HC4016M96	SOIC	D	14	2500	367.0	367.0	38.0
CD74HC4016MT	SOIC	D 10	14	250	367.0	367.0	38.0

WWW.100Y.C

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


 Body width does not include interlead flash. Interlead flash shall

 E. Reference IEDEC No. 672
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

