

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## CD54HC112, CD74HC112, CD54HCT112, CD74HCT112

Data sheet acquired from Harris Semiconductor SCHS141H

March 1998 - Revised October 2003


Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

#### Features

- Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
- Asynchronous Set and Reset
- Complementary Outputs
- Buffered Inputs
- Typical  $f_{MAX} = 60MHz$  at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_{\Delta} = 25^{\circ}C$
- Fanout (Over Temperature Range)
  - Standard Outputs............ 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, II  $\leq$  1 $\mu\text{A}$  at  $\text{V}_{\mbox{OL}},\,\text{V}_{\mbox{OH}}$

#### **Pinout**

CD54HC112, CD54HCT112 (CERDIP) CD74HC112 (PDIP, SOIC, SOP, TSSOP) CD74HCT112 (PDIP) TOP VIEW



#### Description

The 'HC112 and 'HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and  $\overline{Q}$  outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs.

The HCT logic family is functionally as well as pincompatible with the standard LS logic family.


#### **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC112F3A	-55 to 125	16 Ld CERDIP
CD54HCT112F3A	-55 to 125	16 Ld CERDIP
CD74HC112E	-55 to 125	16 Ld PDIP
CD74HC112MT	-55 to 125	16 Ld SOIC
CD74HC112M96	-55 to 125	16 Ld SOIC
CD74HC112NSR	-55 to 125	16 Ld SOP
CD74HC112PW	-55 to 125	16 Ld TSSOP
CD74HC112PWR	-55 to 125	16 Ld TSSOP
CD74HC112PWT	-55 to 125	16 Ld TSSOP
CD74HCT112E	-55 to 125	16 Ld PDIP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

#### Functional Diagram

OOY.COM.TW



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CO

**TRUTH TABLE** 

		INPUTS			OUTI	PUTS
<u>S</u>	R	CP	J.TW	К	100 G W.	Q
LOOY.C	HN	X	X	X	100 H	IN L
WH OV	Ow TM	X	V.C.X	X \	1100E.Co	TW H
NVL.100	COMP	X	ON CX	N X	H (Note 1)	H (Note 1
MH1.100	CONH	<b>+</b>	FOATEON	CVV L	No Cl	nange
HW.100	COH	<b>1</b>	Jon HCOM	L	WW.H C	DMr. TH
H 10	H	<b>+</b>	N.100 L CON	Н	ANN TOO	OM. H
WH 1	H I	<b>\</b>	W.10/H.	Н	Tog	ggle
H	ON H	AN H AN	X	X	No Cl	nange

L= Low Level (Steady State) H= High Level (Steady State)

#### NOTE:

WW.100Y.COM.TW

WWW.100Y.CC

WWW.

X= Don't Care

<sup>↓=</sup> High-to-Low Transition

WWW.100Y.COM.TV 1. Output states unpredictable if both  $\overline{S}$  and  $\overline{R}$  go High simultaneously after both being low at the same time. WWW.100Y.COM.TV WWW.toox.COM.TW WWW.100Y.C

### 

4.5V. 1.0ms (Max) 6V 1.0ms (Max)

#### **Thermal Information**

Package Thermal Impedance, $\theta_{JA}$ (see Note 2):
E (PDIP) Package
NS (SOP) Package64°C/W
D (SOIC) Package
PW (TSSOP) Package 108°C/W
Maximum Junction Temperature (Hermetic Package or Die) . 175°C
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### DC Electrical Specifications

MAIN 100X	$CO_{M-1}$	7	ST ITIONS	A 1007		25°C	N	-40°C 1	го 85 <sup>0</sup> С	-55°C T	O 125°C	7
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	N.Com	W	W	N 41	OY.C		TW	1	MAN	100 X.	TOM.	M
High Level Input	V <sub>IH</sub>	TIN	- 1	2	1.5		TIN	1.5	MAL	1.5	No.	V
Voltage	, CON	WT	-	4.5	3.15	$C_{D_{L}}$	-77	3.15	M-M	3.15	Co	V
	V.CO	VI.		6	4.2	V.EO	Ar.	4.2	WW	4.2	A'COL	V
Low Level Input	V <sub>IL</sub>	Mir	i -	2	1.100	v-C	0.5	- W	0.5	Min	0.5	V
Voltage	N 100 7.	$O_{W,T}$	s s i	4.5	11-10	o J	1.35		1.35	MAY	1.35	٧
	W.1007.	$\Gamma$ .MO $^{-}$	- 1	6	14.1	JU -	1.8	. I Y	1.8	UV-W.	1.8	O V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	70ā r	<sub>2</sub> CO1	1.9	-	1.9	700	$\mathbb{C}^{V^{N}}$
Voltage CMOS Loads	V 1007	$V_{IL}$	TW	4.5	4.4	1.190		4.4	-	4.4	N. 700 .	V
V)	100	Y.Co	MIN	6	5.9	N.10	Dr.	5.9	-	5.9	W.100	V
High Level Output	1 10	O.Y.CO	WI:W	-	MA	-xī.1	$00\bar{\Lambda}$	T.Mor	-	3// /	TV-10	V
Voltage TTL Loads	WWW	OOY.CI	-4	4.5	3.98	N 1	10GN.	3.84	CW-	3.7	- N.1	V
	WWW.	100 Y.C	-5.2	6	5.48	M.A.	1007	5.34	TI	5.2 🕥	111	00V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	- <	Mal V	0.1	A'COR	0.1		0.1	V
Voltage CMOS Loads	WWY	VIL	$(CO_{N_1}$	4.5	-	WW	0.1	W.Co	0.1	-	0.1	Vo
		W.100	A COD	6	-	WV	0.1	ant.C	0.1	N -	0.1	V
Low Level Output		NW.10	CO	M.	-	-	WW.	- N.C	OM.	W -	WV	V
Voltage TTL Loads		WW.19	4	4.5	<u>-</u>	-	0.26	In	0.33	~~\ <sup>-</sup>	0.4	V
			5.2	6	- 1 - 1	-	0.26	1.100.	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> or GND	100X	CO6 1.	TW	-	±0.1	W.100	±1	-	±1	μА

#### DC Electrical Specifications (Continued)

πV	W.100X		ST ITIONS	N.	VWV	25°C	V.CO	-40°C 1	TO 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	W	<u> </u>	4.0	COM:	40	-	80	μΑ
HCT TYPES	WWW	100X.C	TIM	N	W	VV TXX	100X	Mon	IW			•
High Level Input Voltage	V <sub>IH</sub>	.100X	COM	4.5 to 5.5	2	MAL	N.100	2 V.CO	LTW	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	M. 700	Y.CON	4.5 to 5.5	-	WW	0.8	101.CC	0.8	-	0.8	٧
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	A.	WW.	4.4	COM:	4.4	-	V
High Level Output Voltage TTL Loads		MMM	10-4.C	4.5	3.98	- 1	MM	3.84	Y.COM	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	TW	-	0.1	WW.10	0.1	MIT	0.1	V
Low Level Output Voltage TTL Loads	TW	W	4	4.5	M.T	N -	0.26	MAM	0.33	COM.T	√ 0.4	V
Input Leakage Current	MIW	V <sub>CC</sub> and GND	MMM	5.5	$co_{M}$	TW	±0.1	M.M.	±107	Y.COM	.T¥1 1.TW	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	.C.O.	M.T	4	-1/	40	ON CO	80	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> - 2.1	M	4.5 to 5.5	0Y.C	100	360	-	450	100X.C	490	μΑ
NOTE: 3. For dual-supply sys HCT Input Loadine		ical worst	case (V <sub>I</sub> =	: 2.4V, V <sub>C</sub> (	<sub>C</sub> = 5.5\	/) specit	fication i	s 1.8mA.	WW	N.1007 N.1007	Y.COM	LTW M.TV M.T
INPUT	CONTC	U	NIT LOAD	S	NY .							
1S, 2S	N. Tagal.	COMP	0.5	W.	N.							
1K, 2K	W.In	COM	0.6	43								
$\overline{1R}$ , $\overline{2R}$	71N 100	CON	0.65		L							

#### NOTE:

## HCT Input Loading Table

INPUT	UNIT LOADS
1S, 2S	0.5
1K, 2K	0.6
1R, 2R	0.65
1J, 2J, 1CP, 2CP	T. COM.T.

#### **Prerequisite For Switching Specifications**

ions table, e.g., 360μA max a	at 25°C.										
Prerequisite For Switch	hing Specific	ations									
1	A 100 Y	TEST	v <sub>cc</sub>	M,	25°C	100 x	-40°C 1	O 85°C	-55°C T	O 125°C	1.100
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	MM	Y.Co T	N		MAA.	-110	J.	TIME	N	M.	-xx 10
Pulse Width CP	t <sub>W</sub>	V.COM	2	80	11-11	11	100	- T	120		ns
	MW.T	COM.	4.5	16		1111.	20	Oh	24	-	ns
	WW.	ON TOM	6	14	-	W-W	17	$CO_{\overline{M}_{F}}$	20	-	ns

WWW.100Y.COM. WWW.100Y.COM

WWW.100Y.CO.

<sup>3.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

### Prerequisite For Switching Specifications (Continued)

100	Y.C.	TEST	VCC	W.1	25°C	Mon	-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Pulse Width $\overline{R}$ , $\overline{S}$	t <sub>W</sub>	W.T.V.	2	80	100	1.00	100	-	120	-	ns
MI.	ONY.CO	TW	4.5	16	-110	N.C.	20	N -	24	-	ns
OM.		ONL	6	14	14.5	no¥.C	17	W-	20	-	ns
Setup Time J, K, to CP	t <sub>SU</sub>	OM	2	80	M.	oay.	100	W	120	-	ns
COW.1		COM	4.5	16	NAN.	1007	20	W	24	-	ns
COMITY	NW.100 1	COMI	6	14	N-W	Too	170	T	20	-	ns
Hold Time J, K, to CP	t <sub>H</sub> 1	COMIT	2	0	-1 <b>-</b> 1	V.70.	0	Mi	0	-	ns
DY.COM.TW	W.10	OM.T	4.5	0	-151	W-10	0	$O_{M_{1,T}}$	0	-	ns
OOY.COM.TW	NVI	ON.COM!	6	0	An .	x 1/1/.1	0	·OM.	0	-	ns
Removal Time $\overline{R}$ to $\overline{CP}$ , $\overline{S}$ to $\overline{CP}$	t <sub>REM</sub>	1001.00	2	80	7//	*** **********************************	100	MOD	120	-	ns
TOOY.COM		100 Y.CO	4.5	16	- 1		20	<u></u>	24	-	ns
Y. TOOY. CONT.		100 X.CO.	6	14	-	Win.	1700	V.	20	-	ns
CP Frequency	f <sub>MAX</sub>	A TOON CO	2	6	-	W	5	11.c	4	_	MHz
AM. Ind. COM.		M. TOOX.C	4.5	30	-	- T	25	00×1.C	20	N -	MHz
MM:100 COM: TW		MM.To	6	35	-	- 1/	29	100 Y.C	23	CVI-	MHz
HCT TYPES		MW.IO	COL	1.0	N		NWW	Voo	COp.	TW	•
Pulse Width CP	tsu	W.100	4.5	16	· · ·	-	20	1.700	24	TV	ns
Pulse Width $\overline{R}$ , $\overline{S}$	t <sub>W</sub>	M . 100	4.5	18	- V -	-	23	W.100	27	M. F	ns
Setup Time J, K, to CP	t <sub>H</sub>	WW.10	4.5	16	15	-	20	W-10	24	$M_{-I}$	ns
Hold Time J, K, to CP	t <sub>REM</sub>	WW.	4.5	3	LIV	-	3	1 N.1	3	ONIT	ns
Removal Time $\overline{R}$ to $\overline{CP}$ , $\overline{S}$ to $\overline{CP}$	t <sub>W</sub>	MAN	4.5	20	M-T	N -	25	- TAN	30	-OM.	ns
CP Frequency	f <sub>MAX</sub>	4	4.5	30	- N T	W.	25	MAT.	20		MHz

W.100	$^{10}M_{\odot IA}$	TEST	V <sub>CC</sub>	00 -	25°C	11.1	-40°C	го 85°C	-55°C T	O 125°C	Mr
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	Time	11	14	1100	1.	oM.	1	- 4	-sIW.	100	·Mo
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	- 10	01.0	175	1/17	220		265	ns
$\overline{CP}$ to Q, $\overline{Q}$	N.COM.	C <sub>L</sub> = 50pF	4.5	11	00 <del>-</del> 1.	35	TW	44	M.	53	ns
	LOV.COM	C <sub>L</sub> = 15pF	5	14.	14	Co	WELL	-	V-W	100	ns
	Pov.CO	C <sub>L</sub> = 50pF	6	W-W	300	30	-11	37		45	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	UV-IV	1.50	155	Disj.	195	-W	235	ns
$\overline{S}$ to Q, $\overline{Q}$	1.100 r.	C <sub>L</sub> = 50pF	4.5	- TV	4-7	31	OĀr.,	39	- 1	47	ns
	W.100 Y.	C <sub>L</sub> = 15pF	5	-11	13	00 >	$CG_{M}$	, i	-		ns
	W.100Y.	C <sub>L</sub> = 50pF	6	Ž,	w W	26	(O)	33	-	40	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-44		180	- 50	225	-	270	ns
$\overline{R}$ to $Q, \overline{Q}$	100	C <sub>L</sub> = 50pF	4.5	-	11	36	17:	45	-	54	ns
	WWW	C <sub>L</sub> = 15pF	5	-	15	× 1	10 X	MI	· -	1/1/	ns
	WWW.	C <sub>L</sub> = 50pF	6	-	W.	31	100-7	38	W-	46	ns

WWW.100Y.CO


#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

×1100	Y.C.	TEST	v <sub>cc</sub>	-x 1	25°C	anN.	-40°C 1	го 85 <sup>о</sup> С	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	M.	100	75	M.TV	95	-	110	ns
	1007.CO	C <sub>L</sub> = 50pF	4.5	111	-110	15	Time	19	-	22	ns
	. Tooy.C	C <sub>L</sub> = 50pF	6	Wall	- 1	13	- N (	16	-	19	ns
Input Capacitance	CI	OM.	-	W	Mi.,	10	COB	10	-	10	pF
CP Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	W	60	.007	$C_{O_{M_2}}$	WT	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	LCOM.TV	5	- 1	12	N.100	A'GO	M.TW	-	-	pF
HCT TYPES	MAG	ON.CO.	N		MAH	110	01.0	TIME	N		
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	W	35	007.C	44	W -	53	ns
$\overline{CP}$ to Q, $\overline{Q}$	WWW.L	C <sub>L</sub> = 15pF	5	-	14	M.M.	100X.	COL	- N-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	- <	32	. <u></u>	40	M	48	ns
$\overline{S}$ to $Q$ , $\overline{Q}$	V	C <sub>L</sub> = 15pF	5	rsi -	13		1.100	V.COD	TW.	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	- XI	-	37	W.700	46	M.	56	ns
$\overline{R}$ to $Q$ , $\overline{Q}$	N. A.	C <sub>L</sub> = 15pF	5	- 41	14	-11	W.10	√7 C	Mr.		ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	1.	-	15	. W.	19	OM	22	ns
Input Capacitance	C <sub>I</sub>	100X	<u>-</u> 01	LTV	-	10	-	10	COM.	10	pF
CP Frequency	f <sub>MAX</sub>	CL = 15pF	5	M-T	60	-	N.	1.1GOY	CON	$T_{\overline{M}}$	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	MM 100	5	OM.	20	-	MA	N.100	V.CO	T.TW	pF

#### NOTES:


- 4. C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.
- 5.  $P_D = C_{PD} \ V_{CC}^2 \ f_i + \Sigma \ C_L \ f_o$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V $_{CC}$  to 90% V $_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH

WWW.100Y.C

#### Test Circuits and Waveforms (Continued)




FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC




FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

WWW.100Y.C



www.ti.com 15-Oct-2009

#### **PACKAGING INFORMATION**

M.	Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
120	5962-8970201EA	ACTIVE	CDIP	Ŋ J	16	1	TBD	A42	N / A for Pkg Type
MC	CD54HC112F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
	CD54HCT112F3A	ACTIVE	CDIP	J	16	11.1	TBD	A42	N / A for Pkg Type
	CD74HC112E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
<b>7.</b> C	CD74HC112EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
Y	CD74HC112M96	ACTIVE	SOIC	DM	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
C	CD74HC112M96E4	ACTIVE	SOIC	CO D.TV	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	CD74HC112M96G4	ACTIVE	SOIC	CODA	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
· I.	CD74HC112MT	ACTIVE	SOIC	Y.CD	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
(	CD74HC112MTE4	ACTIVE	SOIC	O.D.D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
N	CD74HC112MTG4	ACTIVE	SOIC	D CO	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V	CD74HC112NSR	ACTIVE	SO	NS C	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
C	D74HC112NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	D74HC112NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
	CD74HC112PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
(	CD74HC112PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
C	CD74HC112PWG4	ACTIVE	TSSOP	PW	1016	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
	CD74HC112PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	D74HC112PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	D74HC112PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
	CD74HC112PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	D74HC112PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
С	D74HC112PWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
	CD74HCT112E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
	CD74HCT112EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

WWW.100Y.COM.TW



# PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

6-Aug-2010 www ti com

#### TAPE AND REEL INFORMATION



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

CD74HC112M96 SOIC D 16 2500 330.0 16.4			MAN.	. 00	(mm)	Quadrant
	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC112NSR SO NS 16 2000 330.0 16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC112PWR TSSOP PW 16 2000 330.0 12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC112PWT TSSOP PW 16 250 330.0 12.4	6.9	5.6	1.6	8.0	12.0	Q1

WWW.100Y.C

my.com.tw 6-Aug-2010 www ti com



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC112M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC112NSR	SO	NS	16	2000	346.0	346.0	33.0
CD74HC112PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
CD74HC112PWT	TSSOP	PW	16	250	346.0	346.0	29.0

WWW.100Y.COM.TW

WWW.1007.C

WWW.100Y.COM.TW

#### 14 LEADS SHOWN




- All linear dimensions are in inches (millimeters).
- В. This drawing is subject to change without notice.
- This package is hermetically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20. WWW.100Y.COM.TW

## N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE




- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

  Body width does not include interlead flash. Interlead flash stall interlead flash.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



WWW.100Y.COM


特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

#### PLASTIC SMALL-OUTLINE PACKAGE

#### PW (R-PDSO-G\*\*) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153

WWW.100Y.COM.TW

OOX.COM.TW

## PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated