勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

SN74AS1008A QUADRUPLE 2-INPUT POSITIVE-AND BUFFER/DRIVER

SDAS071B - DECEMBER 1982 - REVISED JANUARY 1995

- Driver Version of 'AS08
- Offers High Capacitive-Drive Capability
- Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs

description

This device contains four independent 2-input positive-AND buffers/drivers. It <u>performs</u> the Boolean functions $Y = A \bullet B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN74AS1008A is characterized for operation from 0°C to 70°C.

D OR N PACKAGE (TOP VIEW) V_{CC} 1B 13 4B 2 1Y 12 T 4A 3 □ 4Y 2A 11 2B ∏ 3B 10 2Y 9 🛮 3A 6 GND [8 N 3Y


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	HJ	Н
L.C	Χ	W L
X	COF	L

logic symbol†

& ⊳ 1A 2 1B 2A 5 2B 9 34 8 10 3B 12 **4A** 11 13 4B

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDAS071B - DECEMBER 1982 - REVISED JANUARY 1995

recommended operating conditions†

	M. 100x. ON IN	W. TOO TO COM.	MIN	NOM	MAX	UNIT
V _C C	Supply voltage	MAN THOOK. OM.TW	4.5	5	5.5	V
VIH	High-level input voltage	WWW. 100Y.Co. TW	2			V
VIL	Low-level input voltage	MAN. TOOK. COM.			0.8	V
ІОН	High-level output current	COM.			-48	mA
I _{OL}	Low-level output current	M. 100 COW. I.	7		48	mA
TA	Operating free-air temperature	WW. 71007.	0		70	°C

[†] This high sink- or source-current device is not recommended for use above 40 MHz.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	TEST CONDITIONS					
VIK	V _{CC} = 4.5 V,	I _I = -18 mA	COLLIN	-1.2	V		
Tonr. COM:	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2				
Voh	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4 3.2	\neg	V		
	VCC = 4.5 V	$I_{OH} = -48 \text{ mA}$	2				
Vol	V _{CC} = 4.5 V,	I _{OL} = 48 mA	0.35	0.5	V		
M.Ina ICOM.	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V	CON TW	0.1	mA		
IN 100 IIH OM.	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V	Too COMP.	20	μΑ		
100 L	V _{CC} = 5.5 V,	V _I = 0.4 V	1.100 COM.1	-0.5	mA		
IO§	$V_{CC} = 5.5 V$,	V _O = 2.25 V	-50	-200	mA		
ICCH	V _{CC} = 5.5 V,	V _I = 4.5 V	5.6	9.5	mA		
ICCL COM	V _{CC} = 5.5 V,	V _I = 0	C 13.5	22	mA		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)


PARAMETER tplh tphl	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX \P	UNIT
	OM WW	W. 100Y.COMITW	MIN MAX	
	COMP TWO OF D	W CON TW	1 6	
	A or B	M.In. COM.	6 C	ns

[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

WWW.100Y.COM.TW

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AS1008AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS1008A	Samples
SN74AS1008ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS1008A	Samples
SN74AS1008ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS1008A	Samples
SN74AS1008AN	ACTIVE	PDIP	I.TN	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74AS1008AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

MMM'100X'COM;

TUON COM TW

10-Jun-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

WWW.1007.CO

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


 Body width does not include interlead flash. Interlead flash shall

 E. Reference IEDEC No. 672
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

