
SN74CB3Q3245 8-BIT FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SCDS124B-JULY 2003-REVISED MARCH 2005

FEATURES


- High-Bandwidth Data Path (up to 500 MHz ⁽¹⁾)
- Equivalent to IDTQS3VH384 Device
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on})
 Characteristics Over Operating Range (r_{on} = 4 Ω Typ)
- Rail-to-Rail Switching on Data I/O Ports
 - 0- to 5-V Switching With 3.3-V V_{CC}
 - 0- to 3.3-V Switching With 2.5-V V_{CC}
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 3.5 pF Typ)
- Fast Switching Frequency (f_{OE} = 20 MHz Max)
- For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

DBQ, DGV, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 1 mA Typical)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN74CB3Q3245 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}) . The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3245 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74CB3Q3245 is organized as an 8-bit bus switch with a single output-enable (\overline{OE}) input. When \overline{OE} is low, the bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the bus switch is OFF and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACKA	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
COMP	QFN – RGY	Tape and reel	SN74CB3Q3245RGYR	BU245
	SSOP (QSOP) – DBQ	Tape and reel	SN74CB3Q3245DBQR	CB3Q3245
4000 to 0500	TSSOP – PW	Tube	SN74CB3Q3245PW	DUOAS
–40°C to 85°C	1550P - PW	Tape and reel	SN74CB3Q3245PWR	BU245
	TVSOP - DGV	Tape and reel	SN74CB3Q3245DGVR	BU245
	VFBGA – GQN	Tape and reel	SN74CB3Q3245GQNR	BU245

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

GQN PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)

. 1	1	2	3	4
Α	A1	NC	V _{cc}	ŌĒ
В	A3	B2	A2	B1
С	A5	A4	B4	B3
D	A7	B6	A6	B5
E	GND	A8	B8	В7

(1) NC - No internal connection

FUNCTION TABLE


INPUT OE	INPUT/OUTPUT A	FUNCTION
CPM	В	A port = B port
H	Z	Disconnect

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.




LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DBQ, DGV, PW, and RGY packages.

SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) EN is the internal enable signal applied to the switch.

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

100Y.COM.TW

WWW.1001

WWW.100Y.COM.TW

WWW.100Y.

WWW.100Y.COM.

WWW.100Y.COM.TW

WWW.100Y.

100Y.COM.TW

WWW.100Y.COM.T



Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	MMN. FOON CONT. TW	-0.5	4.6	V
V _{IN}	Control input voltage range ⁽²⁾⁽³⁾	COM.	-0.5	7	V
V _{I/O}	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾	M. 1001. COW.I.A.	-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0	N	-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{IO}	ON-state switch current ⁽⁵⁾	TWW. It ov. COM.		±64	mA
D. J. C.	Continuous current through V _{CC} or GND	TW. Too SOM	, X	±100	mA
noV.	TW WWW.	DBQ package ⁽⁶⁾	1.17	68	
		DGV package ⁽⁶⁾	TW	92	
θ_{JA}	Package thermal impedance	GQN package ⁽⁶⁾	W	78	°C/W
		PW package ⁽⁶⁾	DIVI	83	
		RGY package ⁽⁷⁾	OMIT	37	
T _{stg}	Storage temperature range	WW 100X.	-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground, unless otherwise specified.

- V_I and V_O are used to denote specific conditions for V_{I/O}.
- $I_{\rm I}$ and $I_{\rm O}$ are used to denote specific conditions for $I_{\rm I/O}$.
- The package thermal impedance is calculated in accordance with JESD 51-7.
- The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions⁽¹⁾

(6) Th (7) Th	ne package thermal impedance is calculated in accordance when package thermal impedance is calculated in accordance when package thermal impedance is calculated in accordance when the package is calculated in a				
	N. 1003 COW. IN W. 10	ON. TOWN. TOWN. TOWN. TOWN. TOWN. TOWN. TOWN. TOWN.	MIN	MAX	UNIT
V _{CC}	Supply voltage	001. ONITH W 100	2.3	3.6	V
.,	MAN TO THE WAY	V _{CC} = 2.3 V to 2.7 V	1.7	5.5	
V _{IH}	High-level control input voltage	V _{CC} = 2.7 V to 3.6 V	2	5.5	V
.,	N. John COM.	V _{CC} = 2.3 V to 2.7 V	0	0.7	- 134
V_{IL}	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	0.8	V
V _{I/O}	Data input/output voltage	1100Y. OM.TW	100	5.5	V
T _A	Operating free-air temperature	MAN TOOK CO. T. T. M.	-40	85	°C

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, WWW.100Y.COM.TW Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

WWW.100Y.COM.TV 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.1007.C

WWW.100Y.COM.T

WWW.100Y.COM.TW

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



Electrical Characteristics (1)

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	MAIN.	TEST CONDITION	NS 100Y.	MIN T	YP(2)	MAX	UNIT
V _{IK}		V _{CC} = 3.6 V,	I _I = -18 mA	M. rook COM			-1.8	٧
I _{IN}	Control inputs	V _{CC} = 3.6 V,	V _{IN} = 0 to 5.5 V	MAN JOAN CONT.			±1	μΑ
I _{OZ} (3)	TW	V _{CC} = 3.6 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V _{IN} = V _{CC} or GND			±1	μΑ
I _{off}	V. L.	V _{CC} = 0,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V _I = 0	N		1	μΑ
lcc	M.TW	V _{CC} = 3.6 V,	I _{I/O} = 0, Switch ON or OFF,	V _{IN} = V _{CC} or GND	W	1	2	mA
Δl _{CC} ⁽⁴⁾	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V _{CC} or GND	TW		30	μΑ
I _{CCD} ⁽⁵⁾	Per control input	V _{CC} = 3.6 V, Control input switching	A and B ports open, at 50% duty cycle	MAM.100X.COM	LTW	0.30	0.35	mA/ MHz
C _{in}	Control inputs	V _{CC} = 3.3 V,	V _{IN} = 5.5 V, 3.3 V, or	0 WWW.100Y.Co	NIL	2.5	3.5	pF
C _{io(OFF)}	Y.COM.TV	V _{CC} = 3.3 V,	Switch OFF, $V_{IN} = V_{CC}$ or GND,	V _{I/O} = 5.5 V, 3.3 V, or 0	OM.TV	3.5	5	pF
C _{io(ON)}	OY.COM.T	V _{CC} = 3.3 V,	Switch ON, $V_{IN} = V_{CC}$ or GND,	$V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0$	JOM.T	9	11	pF
- TXV 1	001.	$V_{CC} = 2.3 \text{ V},$	$V_1 = 0$,	I _O = 30 mA	COM.	4	8	
r (6)		TYP at V _{CC} = 2.5 V	V _I = 1.7 V,	I _O = -15 mA	Mos	4.5	9	Ω
r _{on} (6)		WY av	V _I = 0,	I _O = 30 mA	1.00	4	6	12
		V _{CC} = 3 V	V _I = 2.4 V,	I _O = -15 mA	V.CO	4	8	

- V_{IN} and I_{IN} refer to control inputs. $V_I,\,V_O,\,I_I,\,$ and I_O refer to data pins. All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
- (3)For I/O ports, the parameter I_{OZ} includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
M.In.	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f _{OE} ⁽¹⁾	COM OE	A or B	al I	10	M.To	20	MHz
t _{pd} ⁽²⁾	A or B	BorA		0.12	NW.1	0.20	ns
t _{en}	ŌĒ	AorB	1.5	7.5	1.5	6.5	ns
t _{dis}	COOE	A or B	1	6.5	1	6.5	ns

Maximum switching frequency for control input ($V_O > V_{CC}$, $V_I = 5$ V, $R_L \ge 1$ M Ω , $C_L = 0$)
The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load WWW.100Y.COM.T capacitance, when driven by an ideal voltage source (zero output impedance).

WWW.100Y.COM.T

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y


WWW.100Y.COM.T


WWW.1007.0


100Y.COM.TW

WWW.100Y.COM.T









WWW.100Y.COM


WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW


100Y.COM.TW

WWW.100Y.COM.TW

PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	R_{L}	Vi	CL	V_{Δ}
t _{pd(s)}	2.5 V ± 0.2 V	Open	500 Ω	V _{CC} or GND	30 pF	CO_{Mr}
-pu(s)	3.3 V ± 0.3 V	Open	500 Ω	V _{CC} or GND	50 pF	CON
t _{PLZ} /t _{PZL}	$2.5V\pm0.2V$	2×V _{CC}	500 Ω	GND	30 pF	0.15 V
TPLZ/TPZL	3.3 V ± 0.3 V	2×V _{CC}	500 Ω	GND (50 pF	0.3 V
t _{PHZ} /t _{PZH}	2.5 V ± 0.2 V	GND	500 Ω	V _{cc}	30 pF	0.15 V
PHZ/PZH	3.3 V \pm 0.3 V	GND	500 Ω	V _{CC}	50 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PACKAGE OPTION ADDENDUM

8-Dec-2009

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
74CB3Q3245DBQRE4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74CB3Q3245DBQRG4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74CB3Q3245DGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74CB3Q3245DGVRG4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74CB3Q3245RGYRG4	ACTIVE	VQFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74CB3Q3245DBQR	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74CB3Q3245DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245GQNR	NRND	BGA MI CROSTA R JUNI OR	GQN	20	1000	TBD 100	SNPB	Level-1-240C-UNLIM
SN74CB3Q3245PW	ACTIVE	TSSOP	PWCO	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3245RGYR	ACTIVE	VQFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74CB3Q3245ZQNR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
	N. Co	TITE OF		1	J.YOu	TIM	1/1/1/	1007.

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

8-Dec-2009

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

NWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

WWW.100Y.COM.TW


WWW.100Y.COM.TW

WWW.100Y.C


8-Dec-2009



TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant
SN74CB3Q3245DBQR	SSOP/ QSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74CB3Q3245DGVR	TVSOP	DGV	20	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3245GQNR	BGA MI CROSTA R JUNI OR	GQN	20	1000	330.0	12.4	3.3	4.3	1.5	8.0	12.0	CQ1
SN74CB3Q3245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74CB3Q3245RGYR	VQFN	RGY	20	1000	180.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74CB3Q3245ZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.5	8.0	12.0	Q1.C
SN74CB3Q3245ZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

8-Dec-2009



WWW.100Y.COM.TW

WWW.10

WWW.100Y.C

WWW.100Y.COM.TW

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3Q3245DBQR	SSOP/QSOP	DBQ	20	2500	346.0	346.0	33.0
SN74CB3Q3245DGVR	TVSOP	DGV	20	2000	346.0	346.0	29.0
SN74CB3Q3245GQNR	BGA MICROSTAR JUNIOR	GQN	20	1000	346.0	346.0	29.0
SN74CB3Q3245PWR	TSSOP	PW	20	2000	346.0	346.0	33.0
SN74CB3Q3245RGYR	VQFN	RGY	20	1000	190.5	212.7	31.8
SN74CB3Q3245ZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	346.0	346.0	29.0
SN74CB3Q3245ZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	340.5	338.1	20.6

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

100Y.COM.TW


M.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW Http://www. 100y. com. tw

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-285 variation BC-2.
 - D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-285 variation BC-2.
 - D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice. B.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - ◬ The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - F. Package complies to JEDEC MO-241 variation BC.




RGY (R-PVQFN-N20)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM

RGY (R-PVQFN-N20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout.


 These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153


14/16/20/56 Pins - MO-194

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side. C.
- Falls within JEDEC MO-137 variation AD.



DBQ (R-PDSO-G20)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

