
SN74LVC2G34 DUAL BUFFER GATE

SCES359H-AUGUST 2001-REVISED FEBRUARY 2007

#### **FEATURES**

- Available in the Texas Instruments
   NanoFree™ Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>nd</sub> of 4.1 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions

#### DESCRIPTION/ORDERING INFORMATION

This dual buffer gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. The SN74LVC2G34 performs the Boolean function Y = A in positive logic.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

TA	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC2G34YZPR	C9COM
	COT (COT 22) DDV	Reel of 3000	SN74LVC2G34DBVR	ON W. NO ST COM
–40°C to 85°C	SOT (SOT-23) – DBV	Reel of 250	SN74LVC2G34DBVT	C34_
	COT (CO 70) PO(	Reel of 3000	SN74LVC2G34DCKR	2007.
	SOT (SC-70) – DCK	Reel of 250	SN74LVC2G34DCKT	C9_
	SOT (SOT-533) - DRL	Reel of 4000	SN74LVC2G34DRLR	C9_

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

SCES359H-AUGUST 2001-REVISED FEBRUARY 2007

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


Http://www. 100y. com. tw



#### **FUNCTION TABLE** (EACH GATE)

	INPUT A	OUTPUT Y
N.	Н	H. O.
63	I. L	LV.100 s

## LOGIC DIAGRAM (POSITIVE LOGIC)



# WWW.100Y.COM.T Absolute Maximum Ratings (1)

VV T			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	107.CO WITH	-0.5	6.5	٧
VI	Input voltage range <sup>(2)</sup>	ON COM TW	-0.5	6.5	٧
Vo	Voltage range applied to any output in the high	n-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	٧
Vo	Voltage range applied to any output in the high	or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	٧
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0	1001.	-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	NY 100Y.	-50	mA
I <sub>O</sub>	Continuous output current	W. TOON.	MMM	±50	mA
	Continuous current through V <sub>CC</sub> or GND	M. Ing COM.	TWW.In	±100	mA
	MM. TIOOT. CONITM	DBV package	W.10	165	1
0	Parliage the small imparations (4)	DCK package	11/11/10	259	OCAN
$\theta_{JA}$	Package thermal impedance (4)	DRL package	MAN	142	°C/W
		YZP package	WWW.	123	
T <sub>stq</sub>	Storage temperature range	W. TANITOO L. CONT. I.A.	-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

WWW.100Y.COM.TW

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. WWW.100Y.COM.TW

The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC2G34 **DUAL BUFFER GATE** 

SCES359H-AUGUST 2001-REVISED FEBRUARY 2007

### Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNI
v TV	Supply welling	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V
OMIT	M. Too T. CON	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
v all	High level input voltage 1007.	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
- c01	W.I.	V <sub>CC</sub> = 1.65 V to 1.95 V	Division O	$0.35 \times V_{CC}$	
7.0	MITH WILLIAM TOOKS	V <sub>CC</sub> = 2.3 V to 2.7 V	OM	0.7	V
VIL.	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	OWITH	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	TIN	$0.3 \times V_{CC}$	
VI	Input voltage	COM.	01	5.5	V
Vo	Output voltage	COM.	COMO	V <sub>cc</sub>	V
100	NATURE WATER	V <sub>CC</sub> = 1.65 V	COM:	_4	
		V <sub>CC</sub> = 2.3 V	OY. OM.TV	-8	
I <sub>OH</sub>	High-level output current	COMMINION WWW.	ON.CO	√ –16	m
		V <sub>CC</sub> = 3 V	COM	-24	
		V <sub>CC</sub> = 4.5 V	ilon COM.	-32	
	100Y.COTITY WW	V <sub>CC</sub> = 1.65 V	N 1007.	4	
		V <sub>CC</sub> = 2.3 V	1100 Y.Co	8	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V	M. CO.	16	m
		VCC - 3 V	MM.Jac. CC	24	
M	100Y. W.TW	V <sub>CC</sub> = 4.5 V	W.100 2	32	-1
W	NW. 100X.CO. TW	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$	1 100 Y.C	20	N
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	MAN TOOK	10	ns/
	W.100 2 COM.1	$V_{CC} = 5 V \pm 0.5 V$	WWW.IO	5	W
T <sub>A</sub>	Operating free-air temperature	M. 21 100 r. W.I.	-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. WWW.100Y.COM.TW WWW.100Y.COM.

WWW.100Y.COM.TW

100Y.COM.TW

### SN74LVC2G34 **DUAL BUFFER GATE**

SCES359H-AUGUST 2001-REVISED FEBRUARY 2007

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT
Mi	I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	
	I <sub>OH</sub> = -4 mA	1.65 V	1.2	1
WILIA	I <sub>OH</sub> = -8 mA	2.3 V	1.9	1 ,,
V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	1100Y. 2V.M.T	2.4	V
	I <sub>OH</sub> = -24 mA	3 V	2.3	1
	I <sub>OH</sub> = -32 mA	4.5 V	3.8	1
T.M.T	I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V	0.1	
	I <sub>OL</sub> = 4 mA	1.65 V	0.45	1
"OX'COM.	I <sub>OL</sub> = 8 mA	2.3 V	0.3	] ,,
OL	I <sub>OL</sub> = 16 mA	WW. OWN.CC	0.4	\ V
	I <sub>OL</sub> = 24 mA	3 V	0.55	1
	I <sub>OL</sub> = 32 mA	4.5 V	0.55	1
A inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	±5	μА
off	V <sub>I</sub> or V <sub>O</sub> = 5.5 V	0	±10	μА
cc V 1	V <sub>I</sub> = 5.5 V or GND, I <sub>O</sub> = 0	1.65 V to 5.5 V	CONT 10	μА
71CC 1007°	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 5.5 V	500	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3.5	pF
Switching (	alues are at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C.  Characteristics  nded operating free-air temperature range (unless otherwis	so natod) (soo Figure	100Y.COM.TW	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

PARAMETER	FROM	то	V <sub>CC</sub> = ± 0.1	1.8 V 5 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	V <sub>CC</sub> = ± 0.5	5 V	VUNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	OW
t <sub>pd</sub>	100 A (1)	Υ	3.2	8.6	1.5	4.4	1.4	4.1	1	3.2	ns

### Operating Characteristics

	DADAMETED	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	TIMUT
	PARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNI
$S_{pd}$	Power dissipation capacitance	f = 10 MHz	.14	14	15	17	pF


WWW.100Y.COM.TW

100Y.COM.TW

Http://www. 100y. com. tw




#### PARAMETER MEASUREMENT INFORMATION



	TEST	S1
	t <sub>PLH</sub> /t <sub>PHL</sub>	Open
	$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
1	t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

WWw	IN	PUTS		· · · · · · · · · · · · · · · · · · ·	100 X	$CO_{M_{p,q}}$	TW
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	V <sub>LOAD</sub>	C	R	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C. includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{o}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### PACKAGE OPTION ADDENDUM

23-Dec-2008

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN74LVC2G34DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC2G34YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100X.COM

### PACKAGE OPTION ADDENDUM

23-Dec-2008

to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G34:

Enhanced Product: SN74LVC2G34-EP

NOTE: Qualified Version Definitions: NWW.100Y.CC

 Enhanced Product - Supports Defense, Aerospace and Medical Applications WWW.100Y.COM.TW WWW.100Y.COM WWW.100Y.CO WWW.100Y.COM.TW


WWW.100Y.COM.TW

WWW.100Y.C


WWW.100Y.COM.TW

20-Jul-2010

#### TAPE AND REEL INFORMATION



#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant
SN74LVC2G34DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G34DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G34DBVT	SOT-23	DBV	6	250	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G34DBVT	SOT-23	DBV	6	250	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC2G34DCKR	SC70	DCK	6	3000	180.0	9.2	2.24	2.34	1.22	4.0	8.0	Q3
SN74LVC2G34DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC2G34DRLR	SOT	DRL	6	4000	180.0	9.2	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC2G34YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1


WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100X:

WWW.100Y.COM.T

WWW.100Y.COM.TW

20-Jul-2010



WWW.100X.

WWW.100Y.COM.T

WWW.100Y.CC

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G34DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC2G34DBVR	SOT-23	DBV	6	3000	205.0	200.0	33.0
SN74LVC2G34DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
SN74LVC2G34DBVT	SOT-23	DBV	6	250	205.0	200.0	33.0
SN74LVC2G34DCKR	SC70	DCK	6	3000	205.0	200.0	33.0
SN74LVC2G34DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC2G34DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
SN74LVC2G34YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


WWW.1001

WWW.100Y.COM.TW

Http://www.100y.com.tw WWW.100Y.COM.TW

### DBV (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.

### DCK (R-PDSO-G6)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



#### **LAND PATTERN**

### DCK (R-PDSO-G6)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### DRL (R-PDSO-N6)

### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.


Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



### DRL (R-PDSO-N6)



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### MECHANICAL DATA

### YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



WW.100X.COM.TV