Features

- Low-Voltage and Standard-Voltage Operation
 - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
 - -1.8 (V_{CC} = 1.8V to 5.5V)
- Low-Power Devices ($I_{SB} = 6 \ \mu A \ @ 5.5V$) Available
- Internally Organized 4096 x 8, 8192 x 8
 Two wire Social Interface
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 400 kHz (1.8V, 2.5V, 2.7V, 5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 32-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Automotive Devices Available
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead Mini-MAP (MLP 2x3) and 8-lead TSSOP Packages
- Lead-free/Halogen-free
- Die Sales: Wafer Form, Waffle Pack, and Bumped Wafers

Description

The AT24C32A/64A provides 32,768/65,536 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 4096/8192 words of 8 bits each. The device's cascadable feature allows up to 8 devices to share a common twowire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C32A/64A is available in space saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead Mini-MAP (MLP 2x3) and 8-lead TSSOP packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

AMEL

Two-wire Serial EEPROM 32K (4096 x 8) 64K (8192 x 8)

AT24C32A⁽¹⁾ AT24C64A⁽²⁾

- Notes: 1. Not recommended for new design; please refer to AT24C32C.
 - 2. Not recommended for new design; please refer to AT24C64C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Table 1. Pin Configuration

Pin Name	Function
A0 – A2	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect

8-lead SOIC

6 SCL

5

□ SDA

A2 🖂 3

GND [


8-lead Mi	ni-MAF) (N	/ILP 2x3)
vcc]8	1□	A0
WP	7	2	A1
		~	40

Bottom View

4 GND

SDA 5

8-lead TSSOP



8	-lead P	DI	Ρ
	\neg	. (10.7.
A0 🗆		8	□ vcc
A1 🗆	2	7	WP
A2 🗆	3	6	SCL
GND 🗆	4	5	SDA
	T.		

3054T-SEEPR-1/07






*NOTICE:

Absolute Maximum Ratings*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

Figure 1. Block Diagram

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



2 AT24C32A/64A

WW.100Y.COM.TW

Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hardwired or left not connected for hardware compatibility with other AT24Cxx devices. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the address pins to GND.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected high to V_{CC} , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3 pF. If coupling is >3 pF, Atmel recommends connecting the pin to GND. Switching WP to V_{CC} prior to a write operation creates a software write protect function.

Memory Organization

AT24C32A/64A, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 128/256 pages of 32 bytes each. Random word addressing requires a 12/13-bit data word address.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





Table 2. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8-011-	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (A ₀ , A ₁ , A ₂ , SCL)	6	pF	$V_{IN} = 0V$

1. This parameter is characterized and is not 100% tested. Note:

Table 3. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $V_{CC} = +1.8V$ to +5.5V(unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage	W.100x.	COM.TW	1.8		5.5	V
V _{CC2}	Supply Voltage	WW.100Y	COM.TW	2.5	1001.00	5.5	V
V _{CC3}	Supply Voltage	WWW.100	Y.COM.TW	2.7	1.1001.	5.5	V
V _{CC4}	Supply Voltage	WW.10		4.5	N.100X.C	5.5	V
I _{CC1}	Supply Current	$V_{\rm CC} = 5.0 V$	READ at 400 kHz	N.	0.4	1.0	mA
I _{CC2}	Supply Current	$V_{CC} = 5.0V$	WRITE at 400 kHz	41	2.0	3.0	mA
I _{SB1}	Standby Current (1.8V option)	V _{CC} = 1.8V	$V_{IN} = V_{CC} \text{ or } V_{SS}$		VWW.100	1.0	μA
I _{SB2}	Standby Current (2.5V option)	V _{CC} = 2.5V	$V_{IN} = V_{CC} \text{ or } V_{SS}$	W	WWW.	2.0	μA
I _{SB3}	Standby Current (2.7V option)	$V_{CC} = 2.7 V$	$V_{IN} = V_{CC} \text{ or } V_{SS}$	TW	WWW	2.0	μA
I _{SB4}	Standby Current (5V option)	V _{CC} = 4.5 - 5.5V	$V_{IN} = V_{CC} \text{ or } V_{SS}$	MITW	WW	6.0	μA
I _{LI}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$	WWW.1001.C	MITW	0.10	3.0	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$	WWW.100Y.	COM.TW	0.05	3.0	μA
V _{IL} ⁽¹⁾	Input Low Level	COM	WW.100 1	-0.6	N	V _{CC} x 0.3	V.V
V _{IH} ⁽¹⁾	Input High Level	COM.TY	WW.100	V _{CC} x 0.7		V _{CC} + 0.5	VO
V _{OL2}	Output Low Level	$V_{\rm CC} = 3.0 V$	I _{OL} = 2.1 mA	COM.		0.4	V
V _{OL1}	Output Low Level	$V_{CC} = 1.8V$	I _{OL} = 0.15 mA	NOT. COM		0.2	V

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

> > 100X.CON

AT24C32A/64A

4

Table 4. AC Characteristics

WWW.100Y.COM.TW Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

WWW.100Y.COM.T

N.COM.TW

	WWW.LOOX.COM.TW WW	1.8, 2.5,	1.8, 2.5, 2.7, 5.0-volt		
Symbol	Parameter	Min	Max	Units	
f _{SCL}	Clock Frequency, SCL	N.1001. CO	400	kHz	
t _{LOW}	Clock Pulse Width Low	1.2	MT.M	μs	
t _{HIGH}	Clock Pulse Width High	0.6	MT.MO.	μs	
t _l	Noise Suppression Time ⁽¹⁾	W 100Y.	50	ns	
t _{AA}	Clock Low to Data Out Valid	0.1	0.9	μs	
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	1.2	I.CO.M.TW	μs	
t _{HD.STA}	Start Hold Time	0.6	OT. COMIN	μs	
t _{SU.STA}	Start Set-up Time	0.6	DOY. COM.T	μs	
t _{HD.DAT}	Data In Hold Time	0	100Y.COM!	μs	
t _{SU.DAT}	Data In Set-up Time	100	100Y.	ns	
t _R	Inputs Rise Time ⁽¹⁾	M MM	0.3	μs	
t _F	Inputs Fall Time ⁽¹⁾	LA MA	300	ns	
t _{su.sto}	Stop Setup Time	0.6	AM. 100X.CC	μs	
t _{DH}	Data Out Hold Time	50	WW.LOOY.C	ns	
t _{WR}	Write Cycle Time	WT .	5	ms	
Endurance ⁽¹⁾	5.0V, 25°C, Page Mode	1M	WWW.L	Write Cycles	

WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW WWW.100Y.C

WWW.100Y.COM.TW





Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C32A/64A features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the stop bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

(a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then(c) create a start condition as SDA is high.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM

WWW 100Y.COM.TW

6 AT24C32A/64A

WW.100X.COM.TW

Figure 2. Bus Timing SCL: Serial Clock, SDA: Serial Data I/O





Figure 3. Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O



1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle. Note:




Figure 4. Data Validity









Figure 6. Output Acknowledge



WWW.100Y.COM.TW 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

W.100Y.COM.TW

THE TONY.COM.TW

OY.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

AT24C32A/64A 8 WWW.100Y.C

WWW.100Y.CO

WWW.100Y.COM.TW

Device Addressing

The 32K/64K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 7 on page 11). The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all 2-wire EEPROM devices.

The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to standby state.

NOISE PROTECTION: Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device.

DATA SECURITY: The AT24C32A/64A has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at V_{CC} .

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR}, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will

Write Operations

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw **PAGE WRITE:** The 32K/64K EEPROM is capable of 32-byte page writes.

not respond until the write is complete (see Figure 8 on page 11).

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 9 on page 11).

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.



Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 10 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 11 on page 12).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 12 on page 12).

WW.100X.COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Figure 7. Device Address WWW.100Y.COM.TW

N.C	OM.TW	WWW.IC	OV.COM	TW.
ress				
		1 0 A ₂ A ₁	A ₀ R/W	
	MSB		LSB	

W.100Y.COM.TW Figure 8. Byte Write WW.100Y.C WW.100Y.COM.TW





Figure 9. Page Write



1. * = DON'T CARE bits Notes:


2. **†** = DON'T CARE bits for the 32K

Figure 10. Current Address Read










Note: 1. * = DON'T CARE bits

Figure 12. Sequential Read WWW



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100

TATA INNY.COM.TW

WWW.100Y.COM.T

AT24C32A/64A 12 WWW.100Y.C

WW.100Y.COM.TW

AT24C32A Ordering Information⁽¹⁾

Ordering Code	Package	CON.	Operation Range
AT24C32A-10PU-2.7 ⁽²⁾	8P3	Mo	L/s
AT24C32A-10PU-1.8 ⁽²⁾	8P3	1.00	
AT24C32AN-10SU-2.7 ⁽²⁾	8S1	V.CON	
AT24C32AN-10SU-1.8 ⁽²⁾	8S1	COI	
AT24C32AW-10SU-2.7 ⁽²⁾	8S2	001.0	Lead-free/Halogen-free/
AT24C32AW-10SU-1.8 ⁽²⁾	8S2	N.CL	Industrial Temperature
AT24C32A-10TU-2.7 ⁽²⁾	8A2	. C	(-40°C to 85°C)
AT24C32A-10TU-1.8 ⁽²⁾	8A2	1001	
AT24C32AY1-10YU-1.8 ⁽²⁾ (Not recommended for new design)	8Y1	1 100Y.	
AT24C32AY6-10YH-1.8 ⁽³⁾	8Y6	1.1	
AT24C32A-W1.8-11 ⁽⁴⁾	Die Sale	W.100	Industrial Temperature (-40°C to 85°C)

WWW.100Y.COM

Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.

- 2. "U" designates Green Package + RoHS compliant.
- 3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.
- 4. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2	8-lead, 0.209" Body, Plastic Small Outline (EIAJ SOIC)
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)
	Options
-2.7	Low Voltage (2.7V to 5.5V)
-1.8	Low Voltage (1.8V to 5.5V)
	WWW.1002.COM.TW WWW.1002.COM.T





AT24C64A Ordering Information⁽¹⁾

Ordering Code	Package	Operation Range
AT24C64A-10PU-2.7 ⁽²⁾	8P3	Jose Mitra
AT24C64A-10PU-1.8 ⁽²⁾	8P3	MTW NOV
AT24C64AN-10SU-2.7 ⁽²⁾	8S1	N.COM. TW
AT24C64AN-10SU-1.8 ⁽²⁾	8S1	110 CONT
AT24C64AW-10SU-2.7 ⁽²⁾	8S2	Lead-free/Halogen-free/ Industrial Temperature
AT24C64AW-10SU-1.8 ⁽²⁾	8S2	(-40°C to 85°C)
AT24C64A-10TU-2.7 ⁽²⁾	8A2	(-40 C 10 85 C)
AT24C64A-10TU-1.8 ⁽²⁾	8A2	NN.100 L. COMPL
AT24C64AY1-10YU-1.8 ⁽²⁾ (Not recommended for new design)	8Y1	N 100Y.COM.TW
AT24C64AY6-10YH-1.8 ⁽³⁾	8Y6	WWW. COM TW
AT24C64A-W1.8-11 ⁽⁴⁾	Die Sale	Industrial Temperature (-40°C to 85°C)

Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables.

- 2. "U" designates Green Package + RoHS compliant.
- 3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.
- 4. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2	8-lead, 0.209" Body, Plastic Small Outline (EIAJ SOIC)
8A2	8-lead, 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
8Y6	8-lead, 2.00 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN)
	Options
-2.7	Low Voltage (2.7V to 5.5V)
-1.8	Low Voltage (1.8V to 5.5V)
	WWW.100X.COM.TW WWW.100X.COM.TW


WW.100X.COM.TW

Package Drawings


胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

勝特力材料 886-3-5753170

8P3 - PDIP



End View



COMMON DIMENSIONS (Unit of Measure = inches)

AT24C32A/64A

SYMBOL	MIN	NOM	MAX	NOTE
А	M. G	1001.	0.210	2
A2	0.115	0.130	0.195	Wr.
b	0.014	0.018	0.022	5
b2	0.045	0.060	0.070	6
b3	0.030	0.039	0.045	6
С	0.008	0.010	0.014	
D	0.355	0.365	0.400	3
D1	0.005	W	100	3
E	0.300	0.310	0.325	4
E1	0.240	0.250	0.280	3
е	0.100 BSC			N.CC
eA	0.300 BSC			4
COM.	0.115	0.130	0.150	2

 This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.
 Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. Notes:

3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.

- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.

6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

2325 Orchard Parkway San Jose, CA 95131	TITLE 8P3 , 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP)	BRAWING NO. REV. 8P3 B
M.M.A.	.1001.COM.IW WWW.1005 N.100Y.COM.TW WWW.1005	LCOM.TW




01/09/02






勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





8S2 – EIAJ SOIC







AT24C32A/64A



勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




Top View



Δ

Side View




COMMON DIMENSIONS (Unit of Measure = mm)

	•		,	0
SYMBOL	MIN	NOM	МАХ	NOTE
D	2.90	3.00	3.10	2, 5
Ē		6.40 BSC	.10-	CON
E1	4.30	4.40	4.50	3, 5
Α	_	N	1.20	1.0
A2	0.80	1.00	1.05	01.0
b	0.19		0.30	4
e	0.65 BSC			Van
LOM	0.45	0.60	0.75	100
L1	V.I.A.	1.00 REF		N.100

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.

- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5/30/02
- 5. Dimension D and E1 to be determined at Datum Plane H.


DRAWING NO. REV. TITLE 2325 Orchard Parkway 8A2, 8-lead, 4.4 mm Body, Plastic **/IMEL** 8A2 В San Jose, CA 95131 Thin Shrink Small Outline Package (TSSOP)







8Y6 - MAP



20 AT24C32A/64A

Revision History WWW.100Y.COM.TW WWW.100Y.COM.TW

Doc. Rev.	Date	Comments
3054T	1/2007	Implemented revision history.
	WTA	Added Notes to Page 1 recommending new devices


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw	DY.COM.TW 00Y.COM.TW 100Y.COM.TW
W.100Y.COM.TW WW	W.100Y.COM.TW
WW.100Y.COM.TW WW	WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y

WWW.100Y.COM.T



WW