Features

- Low-voltage and Standard-voltage Operation
 - $V_{CC} = 1.7 \text{ to } 5.5 \text{V}$
- Internally Organized 4096 x 8, 8192 x 8
- 2-Wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bi-directional Data Transfer Protocol
- 1MHz (5.0V) and 400KHz (1.8V Compatibility)
- Write Protect Pin for Hardware Data Protection
- 32-Byte Page Write Mode (Partial Page Writes Allowed)
- Self-Timed Write Cycle (5ms max)
- High Reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Lead-free/Halogen-free Devices
- 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, 5-lead SOT23 and 8-ball VFBGA
- Die Sales: Wafer Form, Waffle Pack and Bumped Wafers


Description

The Atmel® AT24C32D/64D provides 32,768-/65,536-bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 4096/8192 words of 8-bits each. The device's cascadable feature allows up to eight devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C32D/64D is available in space saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-lead UDFN, 8-lead XDFN, 5-lead SOT23 and 8-ball VFBGA and is accessed via a 2-wire serial interface. In addition, the entire family operates from 1.7V to 5.5V.

Table 0-1. Pin Configurations

Pin Name	Function
A0 - A2	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect

Note: For use of 5-lead SOT23, the software A2, A1, and A0 bits in the device address word must be set to zero to properly communicate





2-Wire Serial Electrically Erasable and Programmable Read-only Memory

32K (4096 x 8)

64K (8192 x 8)

Atmel AT24C32D Atmel AT24C64D

8717B-SEEPR-6/10





1. Absolute Maximum Ratings*

Operating Temperature	55 to +125°C
Storage Temperature	65 to +150°C
Voltage on Any Pin with Respect to Ground	1.0 to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699

Figure 1-1. Block Diagram

胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw VCC -GND -WP . **START** SCL -STOP SDA LOGIC **SERIAL** H.V. PUMP/TIMING CONTROL LOGIC LOAD COMP DATA RECOVERY DEVICE **ADDRESS** LOAD INC COMPARATOR DEC **DATA WORD EEPROM** ADDR/COUNTER Y DEC SERIAL MUX D_{OUT}/ACK LOGIC D_{OUT}

Atmel AT24C32D/64D

2. Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired or left not connected for hardware compatibility with other Atmel[®] AT24CXX devices. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3pF. If coupling is >3pF, Atmel recommends connecting the address pins to GND.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected high to V_{CC} , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND if the capacitive coupling to the circuit board V_{CC} plane is <3pF. If coupling is >3pF, Atmel recommends connecting the pin to GND.



3. Memory Organization

Atmel AT24C32D/64D, 32/64K SERIAL EEPROM: The 32K/64K is internally organized as 128/256 pages of 32-bytes each. Random word addressing requires a 12-/13-bit data word address.

Table 3-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25$ °C, f = 1.0MHz, $V_{CC} = +1.7$ V to 5.5V

Symbol	Test Condition	MM	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	MM	8 001	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (A0, A1, A2, SCL)	WW	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested

Table 3-2. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40$ to +85°C, $V_{CC} = +1.7$ V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	COMITY	Min	Тур	Max	Units
V _{CC1}	Supply Voltage	WW.100	Y.COM.TW	1.7	100 1. CO	5.5	V
I _{CC1}	Supply Current	V _{CC} = 5.0V	READ at 400kHz	TAN V	0.4	1.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V	WRITE at 400kHz	N. T.	2.0	3.0	mA
. WW	Standby Current (+1.7V option)	V _{CC} = 1.7V	TOOX. CONTIN	W.	W.1001.	1.0	μΑ
I _{SB1}		$(+1.7V \text{ option})$ $V_{CC} = 5.5V$	$V_{IN} = V_{CC} \text{ or } V_{SS}$	N T	NW.100 1	6.0	μΑ
I _{LI}	Input Leakage Current V _{CC} = 5.0V	$V_{IN} = V_{CC} \text{ or } V_{SS}$	W.100Y.COM.T.	N A	0.10	3.0	μΑ
I _{LO}	Output Leakage Current V _{CC} = 5.0V	$V_{OUT} = V_{CC} \text{ or } V_{SS}$	MM.100A.COW	TW	0.05	3.0	μΑ
V _{IL}	Input Low Level ⁽¹⁾	M.T.	MMM.100 N.CON	-0.6	WWW.	V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾	OMIT	MMM.100 N.CO.	V _{CC} x 0.7	WWW	V _{CC} + 0.5	V
V _{OL2}	Output Low Level	V _{CC} = 3.0V	I _{OL} = 2.1mA		WW	0.4	V
V _{OL1}	Output Low Level	V _{CC} = 1.7V	I _{OL} = 0.15mA	OM	VV	0.2	ON V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested

Http://www.100y.com.tw

Atmel AT24C32D/64D

Table 3-3. AC Characteristics

Applicable over recommended operating range from T_{AI} = -40°C to +85°C, V_{CC} = +1.7V to +5.5V, CL = 1 TTL Gate and 100pF (unless otherwise noted) -oox.co

	MAM. TO COM.	WW 1.	7V (.CO)	5	.0V	
Symbol	Parameter	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL	WWW	400	TW	1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3	V.TOOX.C	0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6	W.Io.	0.4	N	μs
tion CON	Noise Suppression Time ⁽¹⁾	I W	100	.CON.	50	ns
t _{AA}	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	1.3	N.M.Y.	0.5	I.TW	μs
t _{HD.STA}	Start Hold Time	0.6	WINN.	0.25	Will	μs
t _{SU.STA}	Start Set-up Time	0.6		0.25	OWIT	μs
t _{HD.DAT}	Data In Hold Time	0		1.100	OWIT	μs
t _{SU.DAT}	Data In Set-up Time	100	VV1XV	100	$co_{W,I}$	ns
t _R	Inputs Rise Time ⁽¹⁾	COMITY	0.3	MN.100 r	0.3	μs
t _F	Inputs Fall Time ⁽¹⁾	COMITY	300	WW.100	100	ns
t _{SU.STO}	Stop Set-up Time	0.6	N.	0.25	A COM.	μs
t _{DH}	Data Out Hold Time	50	-31	50	$0.01 \mathrm{COM}$	ns
t _{WR}	Write Cycle Time	ON.	5	WW.	5 _{CO}	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V	MODY.	1,000	0,000	1.100	Write Cycle

R_L (connects to V_{CC}): 1.3k Ω (2.5V, 5.0V), 10k Ω (1.7V) Input pulse voltages: 0.3 V_{CC} to 0.7 V_{CC} N.100Y.COM.TW

Input rise and fall times: ≤ 50ns

WWW.100Y.COM.TW WWW.100Y.COM.TW Input and output timing reference voltages: 0.5 V_{CC} WWW.100Y.COM





4. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to "Data Validity" diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to "Start and Stop Definition" diagram).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to "Start and Stop Definition" diagram).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The Atmel® AT24C32D/64D features a low power standby mode which is enabled:


- Upon power-up
- After the receipt of the Stop bit and the completion of any internal operations.

SOFTWARE RESET: After an interruption in protocol, power loss or system reset, and 2-wire part can be protocol reset by following these steps:

- · Create a start bit condition
- Clock nine cycles
- · Create another start bit followed by stop bit condition as shown below.

The device is ready for next communication after above steps have been completed.


Figure 4-1. Software Reset




Atmel AT24C32D/64D

Figure 4-2. **Bus Timing**

SCL: Serial Clock, SDA: Serial Data I/O




Write Cycle Timing Figure 4-3. SCL: Serial Clock, SDA: Serial Data I/O



1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal WWW.100Y.COM.TW WAY NOW WWW.100Y. clear/write cycle WWW.100Y.COM.T



Data Validity Figure 4-4.



Start and Stop Definition





Figure 4-6. Output Acknowledge



WWW.100Y.

Atmel AT24C32D/64D

5. Device Addressing

The 32K/64K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 7-1 on page 10). The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all 2-wire EEPROM devices.

The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to standby state.

DATA SECURITY: The Atmel[®] AT24C32D/64D has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at V_{CC} .

6. Write Operations

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR}, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 7-2 on page 10).

PAGE WRITE: The 32K/64K EEPROM is capable of 32-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 7-3 on page 11).

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.





7. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 7-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 7-5 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 7-6 on page 11).

Figure 7-1. Device Address





Figure 7-2. Byte Write



Notes: 1. * = DON'T CARE bits


2. t = DON'T Care bit for Atmel AT24C32D

勝 特 力 材 料 886-3-5753170 Atmel AT24C32D/64D 胜特力电子(上海) 86-21-34970699

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

Figure 7-3. Page Write



Notes: 1. * = DON'T CARE bits

2. t = DON'T CARE bit for Atmel AT24C32D

Figure 7-4. Current Address Read






Figure 7-5. Random Read



Notes: 1. * = DON'T CARE bits

Figure 7-6. Sequential Read








胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw


特力材料886-3-5753170

8. Ordering Code Detail



Part Markings 9.

9.1 Atmel AT24C32D




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

```
Y = SEAL YEAR
                 WW = SEAL WEEK
8: 2008 2: 2012
                     02 = Week 2
9: 2009 3: 2013 04 = Week 4
0: 2010 4: 2014 :: : :::: :
1: 2011 5: 2015
                    @ = Country of Assembly
BOTTOM MARK
```

No Bottom Mark WWW.100Y.COM.TW

Atmel AT24C32D-XHM



```
Y = SEAL YEAR
8: 2008
x = SEAL YEAR WW = SEAL WEEK
8: 2008 2: 2012 02 = Week 2
|---|---|---| 9: 2009 2
52 = Week 52
                              WWW.100Y.COM.TW
                  @ = Country of Assembly
```

No Bottom Mark

Atmel AT24C32D-MAHM

Top Mark

Y = YEAR OF ASSEMBLY TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND WITH TRACE CODE LOG BOOK) Y = SEAL YEAR 8: 2008 2: 2012 9: 2009 3: 2013 0:2010 4: 2014 1: 2011 5: 2015



Http://www. 100y. com. tw

Top Mark Atmel AT24C32D-MEHM

VW.100Y.COM.TW

Y = YEAR OF ASSEMBLY

TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND WITH TRACE CODE LOG BOOK)

Y = SEAL YEAR

8: 2008 2: 2012 9: 2009 3: 2013 0: 2010 4: 2014 2014 5: 2015 WWW.100Y.COM.TW 1:2011

WWW.100Y.COM.TW Atmel AT24C32D-STUM

Top Mark

WWW.100Y.C WWW.100Y.COM.TW

U = Material Set

Bottom Mark

WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW

Y = One Digit Year Code M = Seal Month .. - Seal Month TC= Trace Code WWW.100Y.CO

Atmel AT24C32D-CUM

Top Mark

14

WWW.100Y.COM.TW WWW.100Y.COM.TW

M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
A = JANUARY WWW.100Y.COM.TW

J = OCTOBER K = NOVEMBER


L = DECEMBER

TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND WITH TRACE CODE LOG BOOK)

(e.g. XX = AA, AB... YZ, ZZ) WWW.100Y.COM.TW WWW.100Y.

9.2 Atmel AT24C64D

Atmel AT24C64D-SSHM




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

```
Y = SEAL YEAR
                    02 = Week 2
 8:2008 2:2012
 U: 2010 4: 2014 :: : :::: :
1: 2011 5: 2015
 9:2009 3:2013
                       04 = Week 4
                       50 = Week 50
                       52 = Week 52
 @ = Country of Assembly
 BOTTOM MARK
       No Bottom Mark
```

WWW.100Y.COM.T

WWW.100Y.C



Wr	WV		C		(TY	Ī
Y = SEAL	YEAR		WW	(5)	SEAL	WEEK
8:2008	2:	2012	02	=	Week	2
9:2009	3:	2013	04	4	Week	4
0:2010	4:	2014	V: ;	:	400	1.
1:2011	5:	2015	ois	:	1111	4:11
			50	=	Week	50
			52	=	Week	52
@ = Count	try of	Assembly	. 10			
No Bottor	n Mark					

No Bottom Mark MAMY TOOK COL

Atmel AT24C64D-MAHM

Top Mark

WWW.100Y.COM.TW Y = YEAR OF ASSEMBLY TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND -01/07/COM WITH TRACE CODE LOG BOOK)
Y = SEAL YEAR WWW.100Y.COM.TW 8: 2008 2: 2012 9: 2009 3: 2013 9: 2009 3: 2013 0: 2010 4: 2014 . ZU141 5: 2015 WWW.100Y.COM.T





Http://www. 100y. com. tw

VWW.100Y.COM.TW Atmel AT24C64D-MEHM

Top Mark VW.100Y.COM.TW

Y = YEAR OF ASSEMBLY


TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND WITH TRACE CODE LOG BOOK)

Y = SEAL YEAR

8: 2008 2: 2012 9: 2009 3: 2013 4: 2014 ± 2014 ± 5: 2015 0:2010 WWW.100Y.COM.TW 1:2011

WWW.100Y.COM.TW Atmel AT24C64D-CUM WWW.100Y.COM.TW WWW.100Y.COW.TW

WWW.100Y.C Top Mark



WWW.100Y.COM.TW W.100Y.COM.TW Y = One Digit Year Code 8:2008 1.000

2: 2012 3: 2012 9:2009 0:2010

M = SEAL MONTH (USE ALPHA DESIGNATOR A-L) WWW.100Y.CO

A = JANUARY
B = FFRE B = FEBRUARY

U = OCTOBER
K = NOVEMBER
I. - DEF - NOVEMBER L = DECEMBER

TC= TRACE CODE (ATMEL LOT NUMBER TO COORESPOND WITH TRACE CODE LOG POOK) WITH TRACE CODE LOG BOOK)
(e.g. XX = AA. AP WWW.100Y.COM.TW

(e.g. XX = AA, AB... YZ, ZZ) WWW.100Y.COM.TW WWW.100Y.C WWW.100Y.COM.TW

WWW.100Y.

Ordering Codes 10.

WWW.100Y.COM. Atmel AT24C32D Ordering Information

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Ordering Code	Voltage	Package	Operation Range	
AT24C32D-SSHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1		
AT24C32D-SSHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1		
AT24C32D-XHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Lead-free/Halogen-free	
AT24C32D-XHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Industrial Temperature	
AT24C32D-MAHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8Y6	(-40°C to +85°C)	
AT24C32D-MEHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8ME1	·	
AT24C32D-STUM-T ⁽²⁾	1.7 to 5.5	5TS1		
AT24C32D-CUM-T ⁽²⁾	1.7 to 5.5	8U3-1	W.TW	
AT24C32D-WWU11M ⁽³⁾	1.7 to 5.5	Die Sale	Industrial Temperature (-40°C to +85°C)	

WWW.100

WWW.100Y.COM.

- 2. "-T" denotes tape and reel delivery. SOIC = 4K/reel. TSSOP, UDFN, XDFN, SOT23 and VFBGA = 5K/reel WWW.100X.CON
- 3. For Wafer sales, please contact Atmel Sales WWW.100Y.COM.TW WWW.100Y.

	Package Type
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2	8-lead, 4.4mm Body, Plastic, Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin Dual no Lead Package (UDFN)
8ME1	8-lead, 1.80mm x 2.20mm Body, (XDFN)
5TS1	5-lead, 1.60mm Body, Plastic Thin Shrink Small Outline Package (SOT-23)
8U3-1	8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)





Http://www.100y.com.tw

Atmel AT24C64D Ordering Information

Ordering Code	Voltage	Package	Operation Range
AT24C64D-SSHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	LM.
AT24C64D-SSHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8S1	TW WT
AT24C64D-XHM-B ⁽¹⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	Lead-free/Halogen-free Industrial Temperature
AT24C64D-XHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8A2	(-40°C to +85°C)
AT24C64D-MAHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8Y6	(-40 C to +65 C)
AT24C64D-MEHM-T ⁽²⁾ (NiPdAu Lead Finish)	1.7 to 5.5	8ME1	
AT24C64D-CUM-T ⁽²⁾	1.7 to 5.5	8U3-1	
AT24C64D-WWU11M ⁽³⁾	1.7 to 5.5	Die Sale	Industrial Temperature (-40°C to +85°C)

Notes:

- 1. "-B" denotes bulk delivery
- 2. "-T" denotes tape and reel delivery. SOIC = 4K/reel. TSSOP, UDFN, XDFN, SOT23 and VFBGA = 5K/reel
- 3. For Wafer sales, please contact Atmel Sales

	Package Type
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2	8-lead, 4.4mm Body, Plastic, Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin Dual no Lead Package (UDFN)
8ME1	8-lead, 1.80mm x 2.20mm Body, (XDFN)
8U3-1	8-ball, 1.50mm x 2.00mm Body, 0.50mm Pitch, Small Die Ball Grid Array (VFBGA)


WWW.100Y.

11. Packaging Information


8S1 - JEDEC SOIC

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw




TOP VIEW



SIDE VIEW

Notes: This drawing is for general information only.

Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.



END VIEW

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	3110	1.75	TIM
A1	0.10	11 7	0.25	317
b	0.31	MIN.	0.51	OA
C	0.17	WITH	0.25	CO_{M_T}
D	4.80	TAN	5.05	COD
E1	3.81	7	3.99	- c0
EAT	5.79	Z// //	6.20	N.
e	CM	1.27 BSC	N VI	00 A.C.
$(C_{O_{M_n}})$	0.40	- 4	1.27	OOY.C
Ø	0°	- ,	8°	To ON

5/19/10



Package Drawing Contact: packagedrawings@atmel.com

TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)

WWW.100Y


GPC	DRAWING NO.	REV.
SWB	8S1	F






Http://www. 100y. com. tw


8A2 - TSSOP



Top View



Side View



End View

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
E		6.40 BSC	00 x	$O_{M',r}$
E1	4.30	4.40	4.50	3, 5
A	_	11/7	1.20	-oVI
A2	0.80	1.00	1.05	Cos
b	0.19	FW.	0.30	4
е	· ·	0.65 BSC	111.100	V.CO
CDM:	0.45	0.60	0.75	N C
L ₁	In	1.00 REF	WW.1	00 r.

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
 - 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15mm (0.006in) per side.
 - 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25mm (0.010in) per side.
 - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07mm.
 - 5. Dimension D and E1 to be determined at Datum Plane H.

5/19/10



Package Drawing Contact: packagedrawings@atmel.com

TITLE 8A2, 8-lead 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)


	GPC	DRAWING NO.	REV.
١	TNR	8A2	E
	TW		

Atmel AT24C32D/64D

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

8Y6 - MLP



Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc.

- Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.
- Soldering the large thermal pad is optional, but not recommended. No electrical connection is accomplished to the device through this pad, so if soldered it should be tied to ground

SYMBOL	MIN	NOM	MAX	NOTE
D	WW	2.00 BSC	N.CO	TW
E	W.	3.00 BSC	ov.CC	Mr.
D2	1.40	1.50	1.60	$0_{M^{-1}}$
E2	-	WW.	1.40	OM
A	_	W W W	0.60	COM
A1	0.00	0.02	0.05	-c01
A2	_	V VV	0.55	1.00
А3	N	0.20 REF	-x1 10	O.Y.C.
CD,	0.20	0.30	0.40	00 Y.C.
e	TW	0.50 BSC	MAN	OOY.
p b	0.20	0.25	0.30	2

11/21/08

AIMEI	Package Drawing Contact:
AIIIIEL	Package Drawing Contact: packagedrawings@atmel.com

HILE CLY VI ALLINO
8Y6, 8-lead, 2.0x3.0mm Body, 0.50mm Pitch,
UltraThin Mini-MAP, Dual No Lead Package
(Sawn)(UDFN)


T 1-0	GPC	DRAWING NO.	REV.
M	YNZ	8Y6	E





Http://www.100y.com.tw

8ME1 - XDFN



8/3/09

Package Drawing Contact: packagedrawings@atmel.com

TITLE 8ME1, 8-lead (1.80 x 2.20mm Body) Extra Thin DFN (XDFN)

e1

L

GPC DRAWING NO. REV.
DTP 8ME1 A


0.35

1.20 REF

0.30

0.26

5TS1-SOT-23



Notes: 1. Dimensions D does not include mold flash, protrusions or gate


burrs. Mold flash protrusions or gate burrs shall not exceed 0.15mm per end. Dimensions E1 does not include interlead flash or protrusion. Interlead flasg or protrusion shall not exceed 0.15mm per side.

2. The package top may be smaller than the package bottom. Dimensions D and E1 are deteremined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body.

These dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.80mm total in excess of the "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and an adjacent lead shall not be less than 0.07mm.

This drawing is for general information only. Refer to JEDEC Drawing MO-193, Variation AB for additional information.



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4/1/	M-700	1.10	TW
A1	0.00	MATIN	0.10	Mr.
A2	0.70	0.90	1.00	OM
С	0.08	WW.	0.20	3
D		2.90 BSC	700 1	1, 2
VELL.		2.80 BSC	$N.700_{A}$	1, 2
E1		1.60 BSC	N.100	1, 2
L1	W	0.60 REF	10	01.00
е	TW	0.95 BSC	1	001.0
e1	TW	1.90 BSC	MAN	OV.
b.	0.30		0.50	3, 4

11/05/08



TITLE		
5TS1, 5-lead, 1.60r	nm Body, F	Plastic Thin
Shrink Small Outlin	e Package	(Shrink SOT


.0	GPC	DRAWING NO.	REV.
	TSZ	5TS1	В







Http://www.100y.com.tw

8U3-1 - VFBGA





- Notes: 1. This drawing is for general information only.
 - 2. Dimension 'b' is measured at maximum solder ball diameter.
 - 3. Solder ball composition shall be 95.5Sn-4.0Ag-.5Cu



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.73	0.79	0.85	Nr.
A1	0.09	0.14	0.19	0_{Mr}
A2	0.40	0.45	0.50	CO_{M}
b	0.20	0.25	0.30	2
D	-7	1.50 BSC	W.1003	- COI
ELT	N	2.00 BSC	W.100	VC(
e		0.50 BSC	Y 10	O.Y.C.
e1	TW	0.25 REF	W 44.	DON.C
d	W	1.00 BSC		1001
d1	WT	0.25 REF	MALAN	1007

9/19/07



Package Drawing Contact: packagedrawings@atmel.com

TITLE 8U3-1, 8-ball, 1.50 x 2.00mm Body, 0.50mm pitch, VFBGA Package (dBGA2)

DRAWING NO. REV. PO8U3-1 С

Http://www. 100y. com. tw

Atmel AT24C32D/64D

Revision History

Doc. Rev.	Date	Comments
5298B	6/2010	Update 8A2 and 8S1 package drawings Remove all PDIP device package references Add SOT23 in feature and description list, pin configuration with note and package of
5298A	4/2010	Initial document release

OM.TW

