Features

- High Performance, Low Power AVR[®] 8-Bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 4/8/16K Bytes of In-System Self-programmable Flash program memory
 - 256/512/512 Bytes EEPROM
 - 512/1K/1K Bytes Internal SRAM
 - Write/Erase cyles: 10,000 Flash/100,000 EEPROM (1)(3)
 - Data retention: 20 years at 85°C/100 years at 25°C (2)(3)
 - Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

True Read-While-Write Operation


- Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and QFN/MLF package
 - 6-channel 10-bit ADC in PDIP Package
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
 - 1.8 5.5V for ATmega48V/88V/168V
 - 2.7 5.5V for ATmega48/88/168
- Temperature Range:
 - 40°C to 85°C
- Speed Grade:
 - ATmega48V/88V/168V: 0 4 MHz @ 1.8 5.5V, 0 10 MHz @ 2.7 5.5V
 - ATmega48/88/168: 0 10 MHz @ 2.7 5.5V, 0 20 MHz @ 4.5 5.5V
- Low Power Consumption
 - Active Mode:

250 µA at 1 MHz, 1.8V

15 µA at 32 kHz, 1.8V (including Oscillator)

- Power-down Mode:

0.1µA at 1.8V



- 2. Failure rate less than 1 ppm.
- 3. Characterized through accelerated tests.




8-bit AVR®
Microcontroller with 8K Bytes In-System
Programmable Flash

ATmega48/V ATmega88/V ATmega168/V

Summary

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw








勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

1. Pin Configurations

Figure 1-1. Pinout ATmega48/88/1682545LS



1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 78 and "System Clock and Clock Options" on page 27.

1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.5 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 27-3 on page 307. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 81.

1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 84.

1.1.7 AV_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW

2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram

Watchdog Power debugWIRE Timer Supervision 4 POR / BOD & Watchdog PROGRAM LOGIC RESET Oscillator Oscillator SRAM Flash Circuits / Clock Generation AVR CPU **EEPROM** AVCC AREF 8bit T/C 0 16bit T/C 1 A/D Conv. Analog 8bit T/C 2 Comp Bandgap USART 0 SPI TWI PORT D (8) PORT B (8) PORT C (7) RESET XTAL[1..2] PD[0..7] PB[0..7] PC[0..6] ADC[6..7]

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting





architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Program-mable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 2-1.Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

v.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.T 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for WWW.100Y.C WWW.100Y.COM.TV download on http://www.atmel.com/avr. WWW.100Y.COM


WWW.100Y.COM.T

100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.C

WWW.1003





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

4.

					WWV	(B)	胜特力电 Http		00y. com. tv	
Reg	ster Su	ımmar	y _X .coM				CONT	N		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	4 1 No.	~~~~.C\	W	- 4	MAT.	V.Co.	TY	-	
(0xFE)	Reserved		100-2	$O_{M^{-1}}$		-XXIVI.10	7.00	-	-	
(0xFD)	Reserved	113/1	a 11107-C	<u> </u>	- <	- ol 1	907 = 40	M.T .	-	
(0xFC) (0xFB)	Reserved Reserved	-1111	- 01	CO		44 <u>1</u> 77	- VICO	- W		
(0xFA)	Reserved		1007	-M.1	_	- 38	100 E.	J. J		
(0xF9)	Reserved	-(1) V	- 001	CU	- W	4/1/2/	AND YOU	TTV-	-	
(0xF8)	Reserved	-	- IN -I DO	AFIVE.		= 1	· 10	OMF.	d -	
(0xF7)	Reserved	- 1	W - 400	Y.C-	TW-	17	-100x.	- T. 17	_	
(0xF6)	Reserved	-	11/2	T COM	- Avi		N	$CO_{Z_{\perp}}^{**}$	- IX	
(0xF5)	Reserved	- 1	10	$0x_{-2}$	1.1.7.	7/1	- VOI -		_	
(0xF4)	Reserved	-	N W = N · ·	CO)	- N-W	- 11	1 44.5	I Car	- 177	
(0xF3) (0xF2)	Reserved Reserved	_		C(- <	= \\\	a11-100	AT COM	- XI	
(0xF2) (0xF1)	Reserved	1	11 T	1003.	THE TANK	_ 4		- 01		
(0xF0)	Reserved		- AN W	- 	Oh. Tax	- <	W. T.	NI CON	Term.	
(0xEF)	Reserved	W -	. M [™] .	(1 10 <u>0</u>) y	ONE TWO	-	-x11) ¹⁰ - ~0	V	
(0xEE)	Reserved	-XXI-	- TV	-0V.	COP- TV	_	WAT ALL	MI-CO	T.	
(0xED)	Reserved	7.4.	7.	41 July 2	20F1.1	-	- AVV	100 - () Nr. =	
(0xEC)	Reserved		-WW		<u>.00-</u>	(1 -	41 71	400 - 1.0	TW	
(0xEB)	Reserved	-	- '	NIN -10°	-COM-			· - C	Obs-	
(0xEA)	Reserved	=	- (1)	001 - 100	N	C/// -	1/4 A.	x 10 17.		
(0xE9) (0xE8)	Reserved Reserved	-17	- <x< td=""><td>MA-TO</td><td>V.COM</td><td>TVV</td><td><u> </u></td><td>-00 X</td><td>CONT</td><td>N</td></x<>	MA-TO	V.COM	TVV	<u> </u>	-00 X	CONT	N
(0xE0)	Reserved	W-2-11	_	- 10 10	MON-		1	W. Tu	COM	.=T
(0xE7)	Reserved		_ <	MAN THE	MY EV	71	-4/	100	- 11	1
(0xE5)	Reserved	$ON_{\overline{1}}$	-T =		- CO		1	N. M.	<1 CONT	~XX
(0xE4)	Reserved	1	N _	ALT:	1007.	V (II.	_ 7/	-110	MOE	T.
(0xE3)	Reserved	$CO_{\bar{D}^{1}}$.	_ <i =<="" td=""><td>N N</td><td>=1 C</td><td></td><td></td><td>111 71.</td><td>VI CO.</td><td></td></i>	N N	=1 C			111 71.	VI CO.	
(0xE2)	Reserved	1	, A	///	1 $10\pi_{J}$.	W-11	-	- 	01	1.1.
(0xE1)	Reserved	CON		-511	<u> </u>		_	- L		T. T.
(0xE0)	Reserved	400	7 ' -		W.100	-OJ-	<u>-</u>	= 1	- 7.00	WI
(0xDF) (0xDE)	Reserved Reserved	1 (1)		_WW	1007	- CM.T	_		1003.	
(0xDE)	Reserved	27 CO3	-= \$1		1 11	COL	- TXV -	- LIVI	- 00 V.C	TV
(0xDC)	Reserved	10 7 -	V.J.	_ ^^	-XX-100	deM.	_		N.100	OM
(0xDB)	Reserved	001 CO	W.	- 17	41 1 00	V.C	TVL	21/1/	A AOY	TIL
(0xDA)	Reserved	100 =	M-	_	-41. For	ON			W.12	COM
(0xD9)	Reserved	J.V	- TN	<	N N - 40	W.F.	TW	-111	1400x	
(0xD8)	Reserved	705	·ON-	-	- 111-1	CO	-		VI	1 COR
(0xD7)	Reserved	- 100 X -	T.T.	N -	N '-	00 25	W. F.	- 11	100	Mo
(0xD6)	Reserved	N.12	COA	-	- T	4017.CV	- 4		11 12	M.C.
(0xD5) (0xD4)	Reserved Reserved	<u> </u>	· COM-	-<1 =	- 11 Y	100=°	07/-	<u> </u>	21/10	- 1 CO
(0xD4) (0xD3)	Reserved	-400	1.0-	TW_	41/1	110031	-14.IV	_	1	00 3
(0xD0)	Reserved	VIVI-JAN	41 C-ON		TW To	- 05	COM	N -	AN A	ON CU
(0xD1)	Reserved	=110	13		34	4 100 x	_0 1 1.1	-	- 111	Ing ~
(0xD0)	Reserved	Minn	ALCUP	NZ0	-WW	- 003	CO.	- 17	W-3//	- 100 Y.U
(0xCF)	Reserved	- - - 1)// 1- CO	W. 7-		11V-1	-coM·			1.10
(0xCE)	Reserved		!	WE	- 41	100	1.0-	TV	75/ 1/	400 X.
(0xCD)	Reserved		<u> </u>)N		WATER TO	~ co _N		- N N	W. P
(0xCC)	Reserved Reserved	41 1	1007.0	WITH	<u> </u>	- 10	-c0]		-//	W.100 1
(0xCB) (0xCA)	Reserved	- - VIV	-0V.	0//-	<u> </u>	NW-N-S	WZ-CA	TW	- 1/1	* 1.
(0xCA) (0xC9)	Reserved		V 100	COAL	-	= 1	- C(Mr. E	= -1	N. M.
(0xC9) (0xC8)	Reserved	214	-007	COL	VI -	4/1	1007.6	WF12	- 4	×1 10
(0xC7)	Reserved	=	11.100	· CGM·	- ×1 -	- TVV	-×1 C	Oly = TAX		MW.
(0xC6)	UDR0	1/1/1	100	1.0	USART I/O	Data Register	11001.	21.77		190
(0xC5)	UBRR0H		al.W.F	ONE CONT	- XXI			ate Register High	N	194
(0xC4)	UBRR0L	- 1/	110	Dr. and		ate Register Low	77.07	COM:	1	194
(0xC3)	Reserved	-	-	- CUN	Lipting	-	- 1005	<u> </u>	-	111111111111111111111111111111111111111
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	192/207
(0xC1) (0xC0)	UCSR0B UCSR0A	RXCIE0 RXC0	TXCIE0 TXC0	UDRIE0 UDRE0	FE0	DOR0	UCSZ02 UPE0	RXB80 U2X0	TXB80 MPCM0	191 190

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Pa
(0xBF)	Reserved	- W-1	CO	- A		NA .	o Com	- N	-	
(0xBE)	Reserved	N ''-	007	TIN	_ \\	100	Mo-	7	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	23
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	23
(0xBB)	TWDR		. Non V.	No. all		rface Data Regist		W.T.		23
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	23
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	100 T	TWPS1	TWPS0	23
(0xB8)	TWBR			1 1 1 7	2-wire Serial Interf	ace Bit Rate Regi	4/1	Olyr.		23
(0xB7)	Reserved	-W.N.			<u> </u>		100		_	
(0xB6)	ASSR	- '	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	15
(0xB5)	Reserved	- (1)	- 100		-	-	10/13.		-	
(0xB4)	OCR2B				mer/Counter2 Outp			COPY	W.	15
(0xB3)	OCR2A		3414	3017.	mer/Counter2 Out		ister A			15
(0xB2)	TCNT2	50004	F000D	Tant CO		unter2 (8-bit)	0000	0004	0000	15
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	15
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	- 3	U AL	WGM21	WGM20	15
(0xAF)	Reserved	_	- 17V	100-		_	~X W.10	-11.0p		
(0xAE)	Reserved	- 1	WENN.	- 10 <u>0</u> 7.	- XE TY	-	4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	101-	1.72	
(0xAD)	Reserved	- 1 − - 1 −	-133	4.70- 1	CONT.	<u> </u>	ANIAL.	~1 CO	//· -	
(0xAC) (0xAB)	Reserved Reserved	_W_	4///	11007	- T.T	_		100 -	W. E.	
(0xAb)	Reserved	<u> </u>		11.7	<u> </u>	- -	AN AN AN	- C	-c/N	
(0xA9)	Reserved			-s1400		_	153	-1110	OM-	
(0xA9) (0xA8)	Reserved	XI		NA TO	a Cons.	- CSN -	WINN.	- V.C	- TW	
(0xA7)	Reserved	1.32	- 1	<u>~= 100</u>	IVIC-		1	21.77 <u>-</u>		
(0xA6)	Reserved	-141	- 41	M N	CON.	TV	2N W	-00%	- T	N
(0xA5)	Reserved	112		- 11 M	07			N. 200	· CODA-	-7
(0xA4)	Reserved		_	2141	W. Co.	TIN .	_11/1	-100	1	
(0xA3)	Reserved		_		, - < C	1/2-3		OT WELL		-1
(0xA2)	Reserved	- ~	Ń _	W. A.	1007.00	WITT	_ 1/1	100	7 1	1//
(0xA1)	Reserved	~UZV-,	_	-<1	300 - 0	Mr.	_	77 TV - 2	41 COM	
(0xA0)	Reserved	<u> </u>	- W	44,	1007.	71717	_	-211	03.	1377
(0x9F)	Reserved	· COM.	_T=		N.337 (10M	1 _	TIM W.	AV-CO'S	
(0x9E)	Reserved	M	4.41	10 A.	-1100x.	T.P.	_	XX	00 -	Mir
(0x9D)	Reserved	~1 COM3		=-11/	W	COR	- N	AND AN	04.CU	
(0x9C)	Reserved	17	CLA	_3/4 .	-41 ±00 ×	(.NE)	_		700-	2/11.
(0x9B)	Reserved	-<1 €O1	- 		144.5	CO	- NY	- VIII	· AAY U	. 1
(0x9A)	Reserved	10 7.	V. J.	- 77	-XX=100	Ma _D	_	= _<11	N . 705	·UN.
(0x99)	Reserved	~4 CC	- TAN	- <	AN A.T.	V.C.		- 1 M	- ny.	- 1
(0x98)	Reserved	100 z.	M_{T}	-	74.70	-01	-		11.70	COL
(0x97)	Reserved	~~V.U	- WV	_ <	MAN T.		111	-777	007	
(0x96)	Reserved	705		_	L. W-12	- c0	12.		MN Tr	1 CUI
(0x95)	Reserved	- T	- "	N -	MAT.	1007	TEM	- 11	- 100	1
(0x94)	Reserved	V. 100	COM1.	=		= (Mr AI	=	11/12	SI CU
(0x93)	Reserved	100-	.0 - 41	W =	11 7	1007.	~V=J.A.	_	-x110	n r.
(0x92)	Reserved	W.100	- celli.	- T =	-	-<1(OME	T -	7/1/2	J.C
(0x91)	Reserved	-400	X 1	TW-	Nī	100,10	- Att	_	- 1	Un -
(0x90)	Reserved	MIN-TO	-1 COM,	To a second	-a100	- N	COR	N -	11/2	LYnn
(0x8F)	Reserved	-10	01	CLIN	3/1	100 1		_		Ing
(0x8E)	Reserved	MAN.T.	TOD	TATE OF THE PARTY		144	Co.	- W	W3N	You
(0x8D)	Reserved	1 A	0015	77:7-,	_ "	400	-Mon	_	-	Too
(0x8C)	Reserved		CU	- N	- W		V.CD	TVI-	(- 1)	
(0x8B)	OCR1BH	WY	100	Timer/C	ounter1 - Output C	ompare Register	B High Byte			13
(A8x0)	OCR1BL		NOV.U		ounter1 - Output C			TW	1/1/1	13
(0x89)	OCR1AH		1700		ounter1 - Output C	- 1 % TW T		NT.		13
(88x0)	OCR1AL		- 1001		ounter1 - Output C			TIVE		13
(0x87)	ICR1H		W.100		/Counter1 - Input (- 1 N N N .		DIA.		13
(0x86)	ICR1L	AN NA	You.		r/Counter1 - Input (TV .	7.11	N	13
(0x85)	TCNT1H		W.IV		ner/Counter1 - Cou			UN		13
(0x84)	TCNT1L	11	100		mer/Counter1 - Co					13
(0x83)	Reserved	-		of COM		=	N	COM	xj -	WIN Y
(0x82)	TCCR1C	FOC1A	FOC1B	17	TIL	70	41 100 r.	1.17	_	13
	TCCR1B	ICNC1	ICES1	$A \in O_{\mathbb{N}}$	WGM13	WGM12	CS12	CS11	CS10	13
(0x81)										7 7
(0x81) (0x80)	TCCR1A DIDR1	COM1A1	COM1A0	COM1B1	COM1B0	- ' '	400	WGM11 AIN1D	WGM10 AIN0D	13 24





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

					WWV	1			6-755-83298 00y. com. tw	787
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Pa
(0x7D)	Reserved	- (V=V)-1				111.5	7 Com	- W -	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	- //	MUX3	MUX2	MUX1	MUX0	25
(0x7B)	ADCSRB	N.	ACME	- ×V	- <	W AT.	ADTS2	ADTS1	ADTS0	25
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	25
(0x79)	ADCH		- Ann		,	ister High byte	007.	TIME		25
(0x78)	ADCL		110	-0M	ADC Data Rec	gister Low byte	T-37 CE	-48		25
(0x77)	Reserved Reserved	4111	1007	C=1.3	_		1007	- T	_	
(0x76) (0x75)	Reserved	-a1V	41.1-0	CO			C C		_	
(0x74)	Reserved		100	-aM	_		1.700	10ME-	_	
(0x73)	Reserved	- <	N - 00	V.CY	TW-	AT AN	1 COX:	- 1	_	
(0x72)	Reserved	_	TALL TO	-07	· -		11.75	COAr		
(0x71)	Reserved	- 1	M		TT	3/1/	-1 -00)	1	_	
(0x70)	TIMSK2	-	14. VEI			=	OCIE2B	OCIE2A	TOIE2	15
(0x6F)	TIMSK1	_	N	ICIE1	T-W	- //	OCIE1B	OCIE1A	TOIE1	1;
(0x6E)	TIMSK0		WWW.	- , ,, c(- 41	OCIE0B	OCIE0A	TOIE0	10
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	7
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	7
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	7
(0x6A)	Reserved	TW-	21/11	- 1 <u>100</u> 1	- 1	10044	10040	ISC01	ISC00	6
(0x69) (0x68)	EICRA PCICR		-	41.7-20	COZ	ISC11	ISC10 PCIE2	PCIE1	PCIE0	
(0x68) (0x67)	Reserved		-41/	×1400	-M.T	_	PCIE2	PCIET	PCIEU	
(0x66)	OSCCAL			NN T		ration Register				3
(0x65)	Reserved	1.3-	_	10	- Commenter Carrie	–	_	W.10	2017r.	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	W.Co.	PRTIM1	PRSPI	PRUSART0	PRADC	4
(0x63)	Reserved	1117	- 1	L. NETEN	MON.		= _	IN. For	$CO_{D_{F}}$	≪ T
(0x62)	Reserved	- TV		N A.T.	1001	TIM	-7//	7-100		4.4
(0x61)	CLKPR	CLKPCE		- √ - √ 1	-7 CO	CLKPS3	CLKPS2	CLKPS1	CLKPS0	3
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	5
0x3F (0x5F)	SREG	COM_{Pr}	T	Н	S	V	N	Z	C	OW!
0x3E (0x5E)	SPH	- 1	- N	111-1	1100-1.	~VI-1	(SP10) 5.	SP9	SP8	1
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	1
0x3C (0x5C)	Reserved	M	1. 1	- L	W.100	-03 4 .1	-		CO	1
0x3B (0x5B)	Reserved	A.C	Pr	- TVV		- 1		4 1 H	1007.	TIT
0x3A (0x5A) 0x39 (0x59)	Reserved Reserved	21 CO	-31	= ''	NAN-FOO	CO _Z yy.,	- - -			1
0x38 (0x58)	Reserved	103-	111		1 -1100	100-			1 100 .	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}	- 41	(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	2
0x36 (0x56)	Reserved	100 =	(1111102)	_	(::::::::::::::::::::::::::::::::::::::	- OV	-	-	3227776277	100
0x35 (0x55)	MCUCR	~~V.C	- ~~	_	PUD	N.Co	77	IVSEL	IVCE	
0x34 (0x54)	MCUSR	705	ONIT	_	- 1 N-1	WDRF	BORF	EXTRF	PORF	COL
0x33 (0x53)	SMCR		- "	N -	1117	SM2	SM1	SM0	SE	3
0x32 (0x52)	Reserved	V 700	CO31.,			= (Mr	- ,	11/2	J CU
0x31 (0x51)	Reserved	1007		W -	1/1 7.	1003.0	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	-	100	1.
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	24
0x2F (0x4F)	Reserved	-100		_	-	1100	CONTIN		- 11	V 1
0x2E (0x4E)	SPDR	CDIF	MCCI	TW	SPI Data	Register			CDIOV	1
0x2D (0x4D)	SPSR	SPIF	WCOL	DOPD.		CPOL	CDHA	CDD4	SPI2X	1
0x2C (0x4C) 0x2B (0x4B)	SPCR GPIOR2	SPIE	SPE	DORD	MSTR General Purpos	CPOL e I/O Register 2	СРНА	SPR1	SPR0	100 1
0x2B (0x4B) 0x2A (0x4A)	GPIOR2 GPIOR1		21 (0	N		e I/O Register 1	A COM		WWW.	2
0x29 (0x49)	Reserved	W = -	(00 F.	M.2	–	-	=01	-		1.100
0x28 (0x48)	OCR0B	TAT WIN	· AVC		imer/Counter0 Outp			TW	11/1/	0
0x27 (0x47)	OCR0A	WY	100		imer/Counter0 Outp		11.7	Mr.		11.10
0x26 (0x46)	TCNT0		· vov.		4	nter0 (8-bit)	MY.U	W	N. A.	_11
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	augli.	_	WGM02	CS02	CS01	CS00	M_{\odot}
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0		1007.0	WGM01	WGM00	<1
0x23 (0x43)	GTCCR	TSM	W.100	CGM		LIVE .	-1(PSRASY	PSRSYNC	139
0x22 (0x42)	EEARH	11	001	7.	EEPROM Address I			TAMES		- 2
0x21 (0x41)	EEARL	241	WW.	A CON	EEPROM Address		/te	COL	VI S	2
0x20 (0x40)	EEDR	N.	10	FERM		ata Register	NEEL IDE	I CEESE		2
0x1F (0x3F)	CRIORO	-	41.	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	2
0x1E (0x3E)	GPIOR0		L.M.	7.00	N. S.	e I/O Register 0	NAME OF THE PARTY	INIT4	INTO	2
0x1D (0x3D)	EIMSK EIFR	_	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TOUR TOUR	7.7.24		N V -	INT1 INTF1	INT0 INTF0	6
0x1C (0x3C)										

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	4. NETE	CO	=_<1	= -	J 44.5	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	N 11-	007	V 1 IN	_ 7/	-<-10 ⁰	Mr	7.4	-	
0x19 (0x39)	Reserved	-11 EV	=1 C.) XXI	-	U 15.	A COM	- TY	-	
0x18 (0x38)	Reserved	M.T.	1007.	~2V=1		-s1 10	0 - 0	[F]	_	
0x17 (0x37)	TIFR2	- I	= <7 (Oh W		(1) J.	OCF2B	OCF2A	TOV2	158
0x16 (0x36)	TIFR1	A.T.	4 1 (D) y.	ICF1	_	1. IXX=.	OCF1B	OCF1A	TOV1	136
0x15 (0x35)	TIFR0	-111	- 057		N -	CALAT I	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	Ī.	41 1 DO 2	- 0 1	_	= 150	100 - 4	2015	=	
0x13 (0x33)	Reserved	-csiV	- 05	<u></u>	- N	41 71	A VEV.	-11	=	
0x12 (0x32)	Reserved		- W - 100	·Man	_	- 41	100	ONT.		
0x11 (0x31)	Reserved	- 1	M 100	1.02	TW-	15 11	1607.	(T)	_	
0x10 (0x30)	Reserved	-	TALL IN	-0N	·	- XX	N.12	$CO_{\overline{D}_{2}}$	- T	
0x0F (0x2F)	Reserved	- 1	A4 .	07.0	TI	ZN 4.	-1 -UOX	- 17		
0x0E (0x2E)	Reserved	_	- N-IV				JM - 2	1 COM	-XXI -	
0x0D (0x2D)	Reserved	-	11.	007-	1 T-W	- ///	100	100-	11.	
0x0C (0x2C)	Reserved	. T	- TV -	= CC			W.Mr.	A CDE	-XX -	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	88
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	88
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	88
0x08 (0x28)	PORTC		PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	87
0x07 (0x27)	DDRC	1.4.	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	87
0x06 (0x26)	PINC	- XX	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	87
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	87
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	87
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	87
0x02 (0x22)	Reserved		- 1	A	N.C	TW	₹N 1/1	-00 X	TIE	4
0x01 (0x21)	Reserved	JM-7	-	VI.V	- ON			111.50	4 COIA	A
0x0 (0x20)	Reserved	- mV	_ <	N_{AA} , $^{-}$	001-	TIM	-4//	00	- 11	44

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI
 instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The
 CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	LOGIC INSTRUCTION	s W			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
	Rd	Increment			
INC DEC	Rd		$Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$	Z,N,V	1
7 00	Rd	Decrement Test for Zero or Minus	$Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$	Z,N,V Z,N,V	1
TST	7 4 3 7 7 7		1 31111	- 488	
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1 1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS	MIN W. M.	1.11	- coM·	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	11007.	Indirect Jump to (Z)	PC ← Z	None	2
JMP ⁽¹⁾	k	Direct Jump	PC ← k	None	3
RCALL	k _ 1 1 0 0 3 °	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	WW.	Indirect Call to (Z)	PC ← Z	None	3
CALL ⁽¹⁾	k 31 100 1	Direct Subroutine Call	PC ← k	None	4
RET	11111	Subroutine Return	PC ← STACK	None	4
RETI	100	Interrupt Return	PC ← STACK	NPT _1C	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	DY 1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	() V 1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2/3
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1 if $(Z = 0)$ then PC \leftarrow PC + k + 1	-3 33 3	1/2
BRCS	k	Branch if Carry Set		None	1/2
			if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	
BRCC	k	Branch if Carry Cleared	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHS			if (H = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if Half Carry Flag Cleared	II (H = 0) (HeII FC ← FC + K + 1	110110	
BRHC	k k	Branch if Half Carry Flag Cleared Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS BRHC BRTS BRTC			3/11/2	-1	1/2 1/2
BRHC BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	-

Mnemonics	Operands	Description	Operation	Flags	#Cloc
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS	NW. TOWN	TIN WE CO		
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	Olar.	Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN	TO THE PARTY OF TH	Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ	CULT	Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI	4.10	Global Interrupt Enable	1←1		1
CLI	COM	Global Interrupt Disable	1←0	0.74	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS	100	Clear Signed Test Flag	S ← 0	V	1
CLV	007-	Set Twos Complement Overflow.	V ← 1 V ← 0	V	1 1
SET	×1 CO 31	Clear Twos Complement Overflow Set T in SREG	V ← 0 T ← 1	T	1
CLT	100 1.	Clear T in SREG	T←0		1
SEH	A CU	Set Half Carry Flag in SREG	H ← 1	H	1
CLH	1007.	Clear Half Carry Flag in SREG	H ← 0	HON	< 1
DATA TRANSFER	INSTRUCTIONS	Clear Hair Carry Hag in Civil	114-0	0 - 11	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	7 () 2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	_ < 1 (3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	TWY.
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P←Rr	None	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN	STRUCTIONS	, 1001. ILM	31100° aM.1		
NOP	1 -11	No Operation	M. CO.	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR	o.1«	Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168. NM. 100 Y. CO. WWW.100Y.CO WWW.100Y.COM.TW

> WW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

> > WWW.100Y.COM

WW.100Y.COM.TW

Ordering Information

WWW.100Y

6.1 ATmega48

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range	
YOUNTN	WW. 100X	ATmega48V-10AI	32A		
	MMM	ATmega48V-10MI	32M1-A	TW	
	W.100	ATmega48V-10PI	28P3	TN Industrial	
10 ⁽³⁾	1.8 - 5.5	ATmega48V-10AU ⁽²⁾	32A	Industrial	
	M.M.M.T.	ATmega48V-10MMU ⁽²⁾	28M1	(-40°C to 85°C)	
		ATmega48V-10MU ⁽²⁾	32M1-A	WT	
	WW.	ATmega48V-10PU ⁽²⁾	28P3	N. T.W	
M.1007.	The state of the s	ATmega48-20Al	32A	ONL	
	LA MM.	ATmega48-20MI	32M1-A	MIN	
	WW WW	ATmega48-20PI	28P3	Industrial	
20 ⁽³⁾	2.7 - 5.5	ATmega48-20AU ⁽²⁾	32A	Industrial	
	W.TW W	ATmega48-20MMU ⁽²⁾	28M1	(-40°C to 85°C)	
	W WILL	ATmega48-20MU ⁽²⁾	32M1-A	Y. OM.TW	
	DNI	ATmega48-20PU ⁽²⁾	28P3	ON CONTRACTOR	

WWW.100Y.COM.T

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 27-1 on page 305 and Figure 27-2 on page 305.

WWW.100Y.COM.TW

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

	WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.C
	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)





ATmega88 6.2

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
TIME	WW 1001.0	ATmega88V-10AI	32A	4
	MM TOOX.	ATmega88V-10MI	32M1-A	N. Carlotte
10 ⁽³⁾	1.8 - 5.5	ATmega88V-10PI	28P3	Industrial
100	1.0 - 3.3	ATmega88V-10AU ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88V-10MU ⁽²⁾	32M1-A	
	MMM	ATmega88V-10PU ⁽²⁾	28P3	TW
In COM.	TWW.IV	ATmega88-20AI	32A	W
	1.171.1	ATmega88-20MI	32M1-A	1.1
20 ⁽³⁾	2.7 - 5.5	ATmega88-20PI	28P3	Industrial
20,00	2.7 - 5.5	ATmega88-20AU ⁽²⁾	32A	(-40°C to 85°C)
	YWW	ATmega88-20MU ⁽²⁾	32M1-A	ON
	In M.	ATmega88-20PU ⁽²⁾	28P3	OM.

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 27-1 on page 305 and Figure 27-2 on page 305.

WWW.100Y.COM.T

WWW.100Y.COM

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

	Package Type	
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)	
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	

ATmega168 6.3

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
MITH	WW. 1004.6	ATmega168V-10AI	32A	
I.COM		ATmega168V-10MI	32M1-A	N. Control of the Con
CON10 XX	10 55	ATmega168V-10PI	28P3	Industrial
10 1.8	1.8 - 5.5	ATmega168V-10AU ⁽²⁾	32A	(-40°C to 85°C)
OY.CO. TW		ATmega168V-10MU ⁽²⁾	32M1-A	
CONT.		ATmega168V-10PU ⁽²⁾	28P3	W
TOO Y COM.	MW.IO	ATmega168-20Al	32A	W
100 X. CON.TW		ATmega168-20MI	32M1-A	VI. I.
100 Y 20 - X TY	27.55	ATmega168-20PI	28P3	Industrial
20	2.7 - 5.5	ATmega168-20AU ⁽²⁾	32A	(-40°C to 85°C)
W.100 . COM.		ATmega168-20MU ⁽²⁾	32M1-A	ON
1007.		ATmega168-20PU ⁽²⁾	28P3	COMIT

WWW.100Y.COM.

Note:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 27-1 on page 305 and Figure 27-2 on page 305.

WWW.100Y.COM.TW

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.T WWW.100Y.COM.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

7. Packaging Information

7.1 32A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	11 71	1.20	
A1	0.05	± 1	0.15	Y.CO
A2	0.95	1.00	1.05	V.C
D	8.75	9.00	9.25	-1 (
D1	6.90	7.00	7.10	Note 2
COE	8.75	9.00	9.25	1007
CE1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	N.In.
C	0.09	_	0.20	W.10
O L	0.45	N _	0.75	- XX 1
e C	J. T.	0.80 TYP	W	N N N

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.


10/5/2001

4mei	2325 Orchard	Parkway
AIIIIEL	2325 Orchard San Jose, CA	95131


32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
32A	В


7.2 28M1



TOP VIEW



Note: The terminal #1 ID is a Laser-marked Feature.



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	4.COE
b	0.17	0.22	0.27	47 CO
C	4	0.20 REF	W.10	
D	3.95	4.00	4.05	10 X .
D2	2.35	2.40	2.45	OOY.
C(E)	3.95	4.00	4.05	OV
E2	2.35	2.40	2.45	Jan
е	V.T.V	0.45	11	N.100
M.E.	0.35	0.40	0.45	10
уС	0.00	N -	0.08	Missi
K	0.20	- 1	= 1	MM'I

9/7/06

Α



2325 Orchard Parkway San Jose, CA 95131

TITLE **28M1**, **2**8-pad, 4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 mm Exposed Pad, Micro Lead Frame Package (MLF)


DRAWING NO. REV. 28M1



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw


7.3 **32M1-A**




7.4 28P3

胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw







1. Dimensions D and E1 do not include mold Flash or Protrusion. Note: Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	- "	-3W	4.5724	Mon
A1	0.508	NA.	1007	
D	34.544	MZN	34.798	Note 1
E	7.620	THE WAY	8.255	V.CO
E1	7.112	=	7.493	Note 1
В	0.381		0.533	10 7.
B1	1.143	- 1	1.397	001.
B2	0.762	- <	1.143	1001
J (LON)	3.175	_	3.429	1.10
C	0.203	_	0.356	1.100
eB	M-TW	_	10.160	W.10
e	TI	2.540 7	ГҮР	

09/28/01

2325 Orchard Parkwa San Jose, CA 95131

TITLE 28P3 , 28-lead (0.300"/7.62 mm Wic Inline Package (PDIP)	de) Plastic Dual
mine rackage (r bir)	WWW.100Y.COM
WWW.IOOY.COMITW	

4	DRAWING NO.	REV.
V	28P3	В
_	N TXTV	1 1 1





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

8. Errata

8.1 Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

8.1.1 Rev. D

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer

 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.2 Rev. C

- . Reading EEPROM when system clock frequency is below 900 kHz may not work
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Reading EEPROM when system clock frequency is below 900 kHz may not work
 Reading Data from the EEPROM at system clock frequency below 900 kHz may result in
 wrong data read.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900 kHz.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.3 Rev. B

22

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

ATmega48/88/168

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.1.4 Rev A

- · Part may hang in reset
- · Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- . Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- Asynchronous Oscillator does not stop in Power-down
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround





If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

3. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog timeout following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

4. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

Problem fix / Workaround

No known workaround.

5. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

Problem fix / Workaround

Stop the external clock when the device is in power down.

6. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

7. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

8.2 Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

8.2.1 Rev. D

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer

 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

8.2.2 Rev. B/C

Not sampled.

8.2.3 Rev. A

- Writing to EEPROM does not work at low Operating Voltages
- Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Writing to EEPROM does not work at low operating voltages

Writing to the EEPROM does not work at low voltages.

Problem Fix/Workaround

Do not write the EEPROM at voltages below 4.5 Volts.

This will be corrected in rev. B.

2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.





Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

3. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3 Errata ATmega168

The revision letter in this section refers to the revision of the ATmega168 device

8.3.1 Rev C

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Interrupts may be lost when writing the timer registers in the asynchronous timer
 If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3.2 Rev B

- · Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-

ATmega48/88/168

System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

8.3.3 Rev A

- Wrong values read after Erase Only operation
- Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Part may hang in reset





Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before an overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2.

The only safe time to write to any of the Timer2 registers in asynchronous mode is in a compare interrupt routine where the compare register is not 0xFF, or if the compare register is 0xFF, after a delay of at least one asynchronous clock cycle from the start of the interrupt.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 2545L-08/07

- 1. Updated "Features" on page 1.
- 2. Updated code example in "MCUCR MCU Control Register" on page 64.
- 3. Updated "System and Reset Characteristics" on page 307.
- 4. Updated Note in Table 7-3 on page 30, Table 7-5 on page 31, Table 7-8 on page 33, Table 7-10 on page 34.

9.2 Rev. 2545K-04/07

- 1. Updated "Interrupts" on page 56.
- 2. Updated"Errata ATmega48" on page 356.
- Changed description in "Analog-to-Digital Converter" on page 244.

9.3 Rev. 2545J-12/06

- 1. Updated "Features" on page 1.
- 2. Updated Table 1-1 on page 2.
- 3. Updated "Ordering Information" on page 349.
- 4. Updated "Packaging Information" on page 352.

9.4 Rev. 2545I-11/06

- 1. Updated "Features" on page 1.
- 2. Updated Features in "2-wire Serial Interface" on page 209.
- 3. Fixed typos in Table 27-3 on page 307.

9.5 Rev. 2545H-10/06

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

- Updated typos.
- 2. Updated "Features" on page 1.
- 3. Updated "Calibrated Internal RC Oscillator" on page 33.
- 4. Updated "System Control and Reset" on page 45.
- 5. Updated "Brown-out Detection" on page 47.
- Updated "Fast PWM Mode" on page 121.
- Updated bit description in "TCCR1C Timer/Counter1 Control Register C" on page 133.
- 8. Updated code example in "SPI Serial Peripheral Interface" on page 161.





- Updated Table 13-3 on page 101, Table 13-6 on page 102, Table 13-8 on page 103, Table 14-2 on page 130, Table 14-3 on page 131, Table 14-4 on page 132, Table 16-3 on page 154, Table 16-6 on page 155, Table 16-8 on page 156, and Table 26-5 on page 287.
- 10. Added Note to Table 24-1 on page 265, Table 25-5 on page 279, and Table 26-17 on page 300.
- 11. Updated "Setting the Boot Loader Lock Bits by SPM" on page 277.
- 12. Updated "Signature Bytes" on page 288
- Updated "Electrical Characteristics" on page 303. 13.
- Updated "Errata" on page 356. 14.

9.6 Rev. 2545G-06/06

- 1. Added Addresses in Registers.
- Updated "Calibrated Internal RC Oscillator" on page 33.
- Updated Table 7-12 on page 35, Table 8-1 on page 39, Table 9-1 on page 54, Table 12-3 on page 78.
- Updated "ADC Noise Reduction Mode" on page 40.
- 5. Updated note for Table 8-2 on page 43.
- 6. Updatad "Bit 2 - PRSPI: Power Reduction Serial Peripheral Interface" on page 44.
- 7. Updated "TCCR0B - Timer/Counter Control Register B" on page 104.
- 8. Updated "Fast PWM Mode" on page 121.
- Updated "Asynchronous Operation of Timer/Counter2" on page 151. 9.
- 10. Updated "SPI – Serial Peripheral Interface" on page 161.
- 11. Updated "UCSRnA – USART MSPIM Control and Status Register n A" on page 206.
- 12. Updated note in "Bit Rate Generator Unit" on page 216.
- 13. Updated "Bit 6 – ACBG: Analog Comparator Bandgap Select" on page 242.
- 14. Updated Features in "Analog-to-Digital Converter" on page 244.
- 15. Updated "Prescaling and Conversion Timing" on page 247.
- Updated "Limitations of debugWIRE" on page 261. 16.
- 17 Added Table 27-1 on page 306.
- Updated Figure 14-7 on page 122, Figure 28-44 on page 338. 18.
- 19. Updated rev. A in "Errata ATmega48" on page 356.
- 20. Added rev. C and D in "Errata ATmega48" on page 356.

9.7 Rev. 2545F-05/05

- Added Section 3. "Resources" on page 7
- Update Section 7.6 "Calibrated Internal RC Oscillator" on page 33. 2.
- 3. Updated Section 26.8.3 "Serial Programming Instruction set" on page 300.
- Table notes in Section 27.2 "DC Characteristics ATmega48/88/168*" on page 303 4. WWW.100Y.COM updated.
- 5. Updated Section 33. "Errata" on page 356.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

9.8 Rev. 2545E-02/05

- MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "EECR The EEPROM Control Register" on page 22.
- 3. Updated "Calibrated Internal RC Oscillator" on page 33.
- Updated "External Clock" on page 35.
- 5. Updated Table 27-3 on page 307, Table 27-6 on page 309, Table 27-2 on page 306and Table 26-16 on page 300
- 6. Added "Pin Change Interrupt Timing" on page 66
- 7. Updated "8-bit Timer/Counter Block Diagram" on page 90.
- 8. Updated "SPMCSR Store Program Memory Control and Status Register" on page 267.
- 9. Updated "Enter Programming Mode" on page 291.
- 10. Updated "DC Characteristics ATmega48/88/168*" on page 303.
- 11. Updated "Ordering Information" on page 349.
- 12. Updated "Errata ATmega88" on page 359 and "Errata ATmega168" on page 360.

9.9 Rev. 2545D-07/04

- 1. Updated instructions used with WDTCSR in relevant code examples.
- 2. Updated Table 7-5 on page 31, Table 27-4 on page 307, Table 25-9 on page 282, and Table 25-11 on page 283.
- Updated "System Clock Prescaler" on page 36.
- Moved "TIMSK2 Timer/Counter2 Interrupt Mask Register" and "TIFR2 – Timer/Counter2 Interrupt Flag Register" to "Register Description" on page 153.
- Updated cross-reference in "Electrical Interconnection" on page 210.
- 6. Updated equation in "Bit Rate Generator Unit" on page 216.
- 7. Added "Page Size" on page 289.
- 8. Updated "Serial Programming Algorithm" on page 299.
- 9. Updated Ordering Information for "ATmega168" on page 351.
- 10. Updated "Errata ATmega88" on page 359 and "Errata ATmega168" on page 360.

WWW.100Y.COM.TV

11. Updated equation in "Bit Rate Generator Unit" on page 216.

9.10 Rev. 2545C-04/04

- 1. Speed Grades changed: 12MHz to 10MHz and 24MHz to 20MHz
- 2. Updated "Speed Grades" on page 305.
- 3. Updated "Ordering Information" on page 349.
- 4. Updated "Errata ATmega88" on page 359.





Rev. 2545B-01/04 9.11

- Added PDIP to "I/O and Packages", updated "Speed Grade" and Power Consumption 1. Estimates in 34. "Features" on page 1.
- 2. Updated "Stack Pointer" on page 13 with RAMEND as recommended Stack Pointer value.
- 3. Added section "Power Reduction Register" on page 41 and a note regarding the use of the PRR bits to 2-wire, Timer/Counters, USART, Analog Comparator and ADC sections.
- Updated "Watchdog Timer" on page 49.
- 5. Updated Figure 14-2 on page 130 and Table 14-3 on page 131.
- Extra Compare Match Interrupt OCF2B added to features in section "8-bit 6. Timer/Counter2 with PWM and Asynchronous Operation" on page 140
- 7. Updated Table 8-1 on page 39, Table 22-5 on page 259, Table 26-4 to Table 26-7 on page 286 to 288 and Table 22-1 on page 249. Added note 2 to Table 26-1 on page 285. Fixed typo in Table 11-1 on page 67.
- Updated whole "Typical Characteristics Preliminary Data" on page 315.
- Added item 2 to 5 in "Errata ATmega48" on page 356.
- 10. Renamed the following bits:
 - SPMEN to SELFPRGEN
 - PSR2 to PSRASY
 - PSR10 to PSRSYNC
 - Watchdog Reset to Watchdog System Reset
- WWW.100Y.COM.T Updated C code examples containing old IAR syntax.
- WWW.100Y.COM. WWW.100Y.CO11: 12. Updated BLBSET description in "SPMCSR - Store Program Memory Control and Status Register" on page 283.

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WW.100Y.COM.TW



Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex

France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof AVR[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.