



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_I$	-0.5*1 to +7.0	V
Operating Temperature	$T_{op}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{sb}$	-10 to +85	°C
Power Dissipation	$P_T$	1.0	W

Note) \*1. -3.5V for pulse width  $\leq 50$ ns

### ■ TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	WE	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	x	x	Not Selected	$I_{SB}, I_{SB1}$	High Z	
L	L	H	Read	$I_{CC}$	Dout	Read Cycle (1)~(3)
L	H	L	Write	$I_{CC}$	Din	Write Cycle (1)
L	L	L	Write	$I_{CC}$	Din	Write Cycle (2)

### ■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a=0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	3.5	6.0	V
	$V_{IL}$	-0.3*1	—	0.8	V

Note) \*1. -3.0V for pulse width  $\leq 50$ ns.

### ■ DC AND OPERATING CHARACTERISTICS ( $V_{CC}=5V \pm 10\%$ , $V_{SS}=0V$ , $T_a=0$ to +70°C)

Item	Symbol	Test Conditions	HM6116-2			HM6116-3/-4			Unit
			min	typ*1	max	min	typ*1	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V$ , $V_{IN}=V_{SS}$ to $V_{CC}$	—	—	10	—	—	10	$\mu A$
			—	—	2*3	—	—	2*3	
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IN}$ , $V_{I/O}=V_{SS}$ to $V_{CC}$	—	—	10	—	—	10	$\mu A$
			—	—	2*3	—	—	2*3	
Operating Power Supply Current	$I_{CC}$	$\overline{CS}=V_{IL}$ , $I_{I/O}=0mA$	—	40	80	—	35	70	mA
			—	35*3	70*3	—	30*3	60*3	
Average Operating Current	$I_{CC2}$	Min. cycle, duty=100% $I_{I/O}=0mA$	—	40	80	—	35	70	mA
			—	35*3	70*3	—	30*3	60*3	
Standby Power Supply Current	$I_{SB}$	$\overline{CS}=V_{IH}$	—	5	15	—	5	15	mA
			—	4*3	12*3	—	4*3	12*3	
Output Voltage	$V_{OL}$	$I_{OL}=4mA$ $I_{OL}=2.1mA$	—	—	0.4	—	—	—	V
			—	—	—	—	—	0.4	
	$V_{OH}$	$I_{OH}=-1.0mA$	2.4	—	—	2.4	—	V	

Notes) \*1.  $V_{CC}=5V$ ,  $T_a=25^\circ C$

\*2. Reference Only

\*3. This characteristics are guaranteed only for L-version.



■ CAPACITANCE ( $f=1\text{MHz}$ ,  $T_a=25^\circ\text{C}$ )

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	$C_{in}$	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{Lo}$	$V_{Lo}=0\text{V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $V_{CC}=5\text{V}\pm 10\%$ ,  $T_a=0$  to  $+70^\circ\text{C}$ )

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V  
 Input Rise and Fall Times: 10 ns  
 Input and Output Timing Reference Levels: 1.5V  
 Output Load: 1TTL Gate and  $C_L$  (100pF) (including scope and jig)

● READ CYCLE


Item	Symbol	HM6116-2		HM6116-3		HM6116-4		Unit
		min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	120	—	150	—	200	—	ns
Address Access Time	$t_{AA}$	—	120	—	150	—	200	ns
Chip Select Access Time	$t_{ACS}$	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	$t_{CLZ}$	10	—	15	—	15	—	ns
Output Enable to Output Valid	$t_{OE}$	—	80	—	100	—	120	ns
Output Enable to Output in Low Z	$t_{OLZ}$	10	—	15	—	15	—	ns
Chip Deselection to Output in High Z	$t_{CHZ}$	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	$t_{ONZ}$	0	40	0	50	0	60	ns
Output Hold from Address Change	$t_{OH}$	10	—	15	—	15	—	ns

● WRITE CYCLE


Item	Symbol	HM6116-2		HM6116-3		HM6116-4		Unit
		min	max	min	max	min	max	
Write Cycle Time	$t_{WC}$	120	—	150	—	200	—	ns
Chip Selection to End of Write	$t_{CW}$	70	—	90	—	120	—	ns
Address Valid to End of Write	$t_{AW}$	105	—	120	—	140	—	ns
Address Set Up Time	$t_{AS}$	20	—	20	—	20	—	ns
Write Pulse Width	$t_{WP}$	70	—	90	—	120	—	ns
Write Recovery Time	$t_{WR}$	5	—	10	—	10	—	ns
Output Disable to Output in High Z	$t_{ONZ}$	0	40	0	50	0	60	ns
Write to Output in High Z	$t_{WHz}$	0	50	0	60	0	60	ns
Data to Write Time Overlap	$t_{OW}$	35	—	40	—	60	—	ns
Data Hold from Write Time	$t_{OH}$	5	—	10	—	10	—	ns
Output Active from End of Write	$t_{OW}$	5	—	10	—	10	—	ns

■ TIMING WAVEFORM


● READ CYCLE (1)<sup>(1)</sup>



● READ CYCLE (2)<sup>(1)(2)(4)</sup>



● READ CYCLE (3)<sup>(1)(2)(4)</sup>



- NOTES:
1. WE is High for Read Cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address Valid prior to or coincident with  $\overline{CS}$  transition Low.
  4.  $\overline{OE} = V_{IL}$ .

● WRITE CYCLE (1)

