



CMOS Static RAM 1 Meg (64K x 16-Bit)

IDT71016S/NS

Features

- ♦ 64K x 16 advanced high-speed CMOS Static RAM
- ♦ Equal access and cycle times
 - Commercial and Industrial: 12/15/20ns
- ♦ One Chip Select plus one Output Enable pin
- ♦ Bidirectional data inputs and outputs directly TTL-compatible
- ♦ Low power consumption via chip deselect
- ♦ Upper and Lower Byte Enable Pins
- ♦ Commercial and industrial product available in 44-pin Plastic SOJ package and 44-pin TSOP package


Description

The IDT71016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71016 has an output enable pin which operates as fast as 7ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71016 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71016 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II.

Functional Block Diagram



勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Pin Configurations



3210 drw 02

SOJ/TSOP
Top View

Pin Descriptions

A0 - A15	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
OE	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O 0 - I/O 15	Data Input/Output	I/O
Vcc	5.0V Power	Pwr
Vss	Ground	Gnd

3210 tbl 01

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

Truth Table ⁽¹⁾

CS	OE	WE	BLE	BHE	I/O ₀ - I/O ₇	I/O ₈ - I/O ₁₅	Function
H	X	X	X	X	High-Z	High-Z	Deselected - Standby
L	L	H	L	H	DATAOUT	High-Z	Low Byte Read
L	L	H	H	L	High-Z	DATAOUT	High Byte Read
L	L	H	L	L	DATAOUT	DATAOUT	Word Read
L	X	L	L	L	DATAIN	DATAIN	Word Write
L	X	L	L	H	DATAIN	High-Z	Low Byte Write
L	X	L	H	L	High-Z	DATAIN	High Byte Write
L	H	H	X	X	High-Z	High-Z	Outputs Disabled
L	X	X	H	H	High-Z	High-Z	Outputs Disabled

3210 tbl 02

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't care.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.25	W
IOUT	DC Output Current	50	mA

3210 tbl 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIL	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	—	5	µA
IOL	Output Leakage Current	Vcc = Max., CS = VH, Vout = GND to Vcc	—	5	µA
VOH	Output Low Voltage	IOL = 8mA, Vcc = Min.	—	0.4	V
VOL	Output High Voltage	IOL = -4mA, Vcc = Min.	2.4	—	V

3210tbl07

DC Electrical Characteristics⁽¹⁾

(Vcc = 5.0V ± 10%, VLC = 0.2V, VHC = Vcc-0.2V)

Symbol	Parameter	71016S12		71016S15		71016S20		Unit
		Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	
Icc	Dynamic Operating Current CS ≤ VIL, Outputs Open, Vcc = Max., f = fMAX ⁽²⁾	210	210	180	180	170	170	mA
IsB	Standby Power Supply Current (TTL Level) CS ≥ VH, Outputs Open, Vcc = Max., F = fMAX ⁽²⁾	60	60	50	50	45	45	mA
IsB1	Standby Power Supply Current (CMOS Level) CS ≥ VHC, Outputs Open, Vcc = Max., f = 0 ⁽²⁾ VIN ≤ VLC or VIN ≥ VHC	10	10	10	10	10	10	mA

NOTES:

- All values are maximum guaranteed values.
- fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

3210tbl04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	—	VDD + 0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

3210tbl05

1. VIL (min.) = -1.5V for pulse width less than tRC/2, once per cycle.

Capacitance

(TA = +25°C, f = 1.0MHz, SOJ/TSOP Package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

3210tbl06

- NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

3210tbl07

DC Electrical Characteristics⁽¹⁾

(

VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC-0.2V)

Symbol	Parameter	71016S12		71016S15		71016S20		Unit
		Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	
Icc	Dynamic Operating Current CS ≤ VIL, Outputs Open, Vcc = Max., f = fMAX ⁽²⁾	210	210	180	180	170	170	mA
IsB	Standby Power Supply Current (TTL Level) CS ≥ VH, Outputs Open, Vcc = Max., F = fMAX ⁽²⁾	60	60	50	50	45	45	mA
IsB1	Standby Power Supply Current (CMOS Level) CS ≥ VHC, Outputs Open, Vcc = Max., f = 0 ⁽²⁾ VIN ≤ VLC or VIN ≥ VHC	10	10	10	10	10	10	mA

3210tbl08

NOTES:

- All values are maximum guaranteed values.
- fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

3210 tbl 09

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

AC Test Loads



*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)




Figure 3. Output Capacitive Derating

AC Electrical Characteristics (V_{CC} = 5.0V ± 10%, Commercial and Industrial Range)


Symbol	Parameter	71016S12		71016S15		71016S20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	ns
t _{ACS}	Chip Select Access Time	—	12	—	15	—	20	ns
t _{CLZ} ⁽¹⁾	Chip Select Low to Output in Low-Z	4	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Select High to Output in High-Z	—	6	—	6	—	8	ns
t _{OE}	Output Enable Low to Output Valid	—	7	—	8	—	10	ns
t _{OLZ} ⁽¹⁾	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Enable High to Output in High-Z	—	6	—	6	—	8	ns
t _{OH}	Output Hold from Address Change	4	—	4	—	5	—	ns
t _{BEE}	Byte Enable Low to Output Valid	—	7	—	8	—	10	ns
t _{BBLZ} ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	—	0	—	0	—	ns
t _{BHZ} ⁽¹⁾	Byte Enable High to Output in High-Z	—	6	—	6	—	8	ns
WRITE CYCLE								
t _{WC}	Write Cycle Time	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End of Write	9	—	10	—	12	—	ns
t _{CW}	Chip Select Low to End of Write	9	—	10	—	12	—	ns
t _{BW}	Byte Enable Low to End of Write	9	—	10	—	12	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{TWR}	Address Hold from End of Write	0	—	0	—	0	—	ns
t _{TWP}	Write Pulse Width	9	—	10	—	12	—	ns
t _{DW}	Data Valid to End of Write	7	—	8	—	10	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{TOW} ⁽¹⁾	Write Enable High to Output in Low-Z	1	—	1	—	1	—	ns
t _{TWHZ} ⁽¹⁾	Write Enable Low to Output in High-Z	—	6	—	6	—	8	ns

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

3210 tbl 10

Timing Waveform of Read Cycle No. 1^(1,2,3)




3210 drw 06

NOTES:

1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. OE, BHE, and BLE are LOW.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787

Timing Waveform of Read Cycle No. 2⁽¹⁾




NOTES:

1. WE is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.
3. Transition is measured $\pm 200\text{mV}$ from steady state.

3210 drw 07

Timing Waveform of Write Cycle No. 1 (**WE** Controlled Timing)^(1,2,4)




3210 drw 08


NOTES:

1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twhz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 2 (**CS** Controlled Timing)^(1,4)



Timing Waveform of Write Cycle No. 3 (**BHE**, **BLE** Controlled Timing)^(1,4)



NOTES:

1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, t_{WP} must be greater than or equal to t_{WHZ} + t_{OW} to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW}. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP}.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Ordering Information

71016	N	S	XX	XXX	X	X	
Device Type	Power	Speed	Package		Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)	
					I	Industrial (-40°C to +85°C)	
					G	Restricted hazardous substance device.	
					Y	400-mil SOJ (SO44-1)	
					PH	400-mil TSOP Type II (SO44-2)	
					12	Speed in nanoseconds	
					15		
					20		
					Blank	First generation or current die step	
					N	Current generation die step (Optional)	

3210 drw 11

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Datasheet Document History

7/30/99		Updated to new format
8/5/99	Pg. 3	Expressed commercial and industrial ranges on DC Electrical table Removed Icc, ISB, and ISB1 values for S12 industrial speed
	Pg. 5	Expressed commercial and industrial ranges on AC Electrical table
	Pg. 6	Changed footnote #2 to commercial temperature only
	Pg. 7	Revised footnotes on Write Cycle No. 1 diagram
	Pg. 8	Revised footnotes on Write Cycle No. 2 and No. 3 diagrams Removed SCD 2752 footnote
		Added commercial only for 12ns speed
8/13/99	Pg. 9	Added Datasheet Document History
9/30/99	Pg. 3, 5, 8	Added 12ns industrial temperature speed grade offering
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
01/30/04	Pg. 8	Added "Restricted hazardous substance device" to order information.
01/30/06	Pg. 3	Updated Capacitance table to include TSOP.
02/13/07	Pg. 8	Added N generation die step to data sheet ordering information.
10/13/08	Pg. 8	Removed "IDT" from orderable part number.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Roa
San Jose, CA 951

for SALES:
800-345-7015 or
408-284-820
fax: 408-284-2775
www.idt.com

for Tech Support:
ipchelp@idt.com
800-345-7015

The IDT logo is a registered trademark of Integrated Device Technology, Inc.