

MX25L4005

4M-BIT [x 1] CMOS SERIAL FLASH

FEATURES

GENERAL

- Serial Peripheral Interface (SPI) compatible -- Mode 0 and Mode 3
- 4,194,304 x 1 bit structure
- 128 Equal Sectors with 4K byte each
- Any Sector can be erased individually
- 8 Equal Blocks with 64K byte each
 - Any Block can be erased individually
- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.5V to 2.5V

PERFORMANCE

- High Performance
 - Fast access time: 70MHz serial clock (15pF + 1TTL Load) and 66MHz serial clock (30pF + 1TTL Load)

- Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)

- Fast erase time: 60ms(typ.) and 120ms(max.)/sector (4K-byte per sector); 1s(typ.) and 2s(max.)/block (64Kbyte per block)

Low Power Consumption

- Low active read current: 12mA(max.) at 70MHz, 8mA(max.) at 66MHz and 4mA(max.) at 33MHz

- Low active programming current: 15mA (max.)
- Low active erase current: 15mA (max.)
- Low standby current: 10uA (max.)
- Deep power-down mode 1uA (typical)
- Minimum 100,000 erase/program cycles

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Block Lock protection

- The BP0~BP2 status bit defines the size of the area to be software protected against Program and Erase instructions.

- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector

- Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)

- Status Register Feature
- Electronic Identification
- JEDEC 2-byte Device ID
- RES command, 1-byte Device ID

HARDWAREFEATURES

- SCLK Input
 - Serial clock input
- SI Input
- Serial Data Input
- SO Output
- Serial Data Output
- WP# pin
- Hardware write protection
- HOLD# pin
- pause the chip without diselecting the chip
- PACKAGE
 - 8-pin SOP (150mil)
 - 8-pin SOP (200mil)
 - 8-land SON (6x5mm)
- All Pb-free devices are RoHS Compliant





GENERAL DESCRIPTION

The MX25L4005 is a CMOS 4,194,304 bit serial Flash memory, which is configured as 524,288 x 8 internally. The MX25L4005 feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). SPI access to the device is enabled by CS# input.

The MX25L4005 provide sequential read operation on whole chip.

After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or byte /sector/block locations will be executed. Program command is executed on page (256 bytes) basis, and erase command is executes on chip or sector(4K-bytes) or block(64K-bytes).


To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 10uA DC current.


The MX25L4005 utilize MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

PIN CONFIGURATIONS

8-PIN SOP (150/200mil)



8-LAND SON (6x5mm)




PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI	Serial Data Input
SO	Serial Data Output
SCLK	Clock Input
HOLD#	Hold, to pause the device without
	deselecting the device
WP#	Write Protection
VCC	+ 3.3V Power Supply
GND	Ground



WWW.100Y.COM.TW WWW.100Y.COM.TW MX25L4005

BLOCK DIAGRAM



WWW.100

00Y.COM.TW

WWW.100Y.COM.



DATA PROTECTION

The MX25L4005 is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Power-On Reset and an internal timer (tPUW) can provide protection against inadvertant changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - -Power-up
 - Write Disable (WRDI) instruction completion
 - Write Status Register (WRSR) instruction completion
 - Page Program (PP) instruction completion
 - Sector Erase (SE) instruction completion
 - Block Erase (BE) instruction completion
 - Chip Erase (CE) instruction completion
- The Block Protect (BP2, BP1, BP0) bits allow part of the memory to be configured as readonly. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP2, BP1, BP0) bits and Status Register Write Disable (SRWD) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Powerdown instruction).

- To avoid unexpected changes by system power supply transition, the Power-On Reset and an internal timer (tPUW) can protect the device.
- Before the Program, Erase, and Write Status Register execution, instruction length will be checked on following the clock pulse number to be multiple of eight base.
- Write Enable (WREN) instruction must set to Write Enable Latch (WEL) bit before writing other instructions to modify data. The WEL bit will return to reset state by following situations:
 - Power-up
 - Write Disable (WRDI) instruction completion
 - Write Status Register (WRSR) instruction completion
 - Page Program (PP) instruction completion
 - Sector Erase (SE) instruction completion
 - Block Erase (BE) instruction completion
 - Chip Erase (CE) instruction completion
- The Software Protected Mode (SPM) use (BP2, BP1, BP0) bits to allow part of memory to be protected as read only.
- The Hardware Protected Mode (HPM) use WP# to protect the (BP2, BP1, BP0) bits and SRWD bit.
- Deep-Power Down Mode also protects the device by ignoring all instructions except Release from Deep-Power Down (RDP) instruction and RES instruction.



WWW.100Y.COM.TW WWW.100Y.COM.TW MX25L4005

WWW.10 **Table 1. Protected Area Sizes**

Y	Status bit		Protect level	4Mb
BP2	BP1	BP0 🔍	WILLOOY.COM.TV	WWW.100Y.COM.TW
0	0	0	0 (none)	None
0	0	1	1 (1 block)	Block 7
0	COM	0	2 (2 blocks)	Block 6-7
0	- CDM-	1	3 (4 blocks)	Block 4-7
100	0	0	4 (8 blocks)	All
1	0	1	5 (All)	All
1	101	0	6 (All)	All
	11.C	1 TW	7 (All)	All


00Y.COM.TW




HOLD FEATURE

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select(CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low), see Figure 1.





The Serial Data Output (SO) is high impedance, both Serial Data Input (SI) and Serial Clock (SCLK) are don't care during the HOLD operation. If Chip Select (CS#) signal goes high during HOLD operation, it has the effect on resetting the internal logic of the device. It is necessary to drive HOLD# signal to high, and then to drive CS# to low for restarting communication with the device.



WWW.100Y

COMMAND (byte)	WREN (write Enable)	WRDI (write disable)	RDID (read ident- ification)	RDSR (read status register)	WRSR (write status register)	READ (read data)	Fast Read (fast read data)
1st	06 Hex	04 Hex	9F Hex	05 Hex	01 Hex	03 Hex	0B Hex
2nd	WT		VIN 100Y	WILL	WW	AD1	AD1
3rd	COM	N	Con WWW	COM TW	MAN	AD2	AD2
4th	COMP	-	WWW.IO	V.COM.	NWW	AD3	AD3
5th	COM.		WWW.100	V COM.	WIT	V.TON CO	x
Action	sets the (WEL) write enable latch bit	reset the (WEL) write enable latch bit	output the manufacturer ID and 2-byte device ID	to read out the status register	to write new values to the status register	n bytes read out until CS# goes high	OM.TW COM.TW .COM.TV

00Y.COM.TW

COMMAND (byte)	SE (Sector Erase)	BE (Block Erase)	CE (Chip Erase)	PP (Page Program)	DP (Deep Power Down)	RDP (Release from Deep Power-down)	RES (Read Electronic ID)	REMS (Read Electronic Manufacturer & Device ID)
1st	20 Hex	52 or D8 Hex	60 or C7 Hex	02 Hex	B9 Hex	AB Hex	AB Hex	90 Hex
2nd	AD1	AD1	OW.	AD1	WW.IO	N.CONTRA	X	x
3rd	AD2	AD2	COM.T	AD2	L.WW.	N COM.	x	X
4th	AD3	AD3	L'MAN	AD3		1001. COM.T	х	ADD(1)
5th	W	100	P.CO.	LU	Also -	1001. ONI.	201	W.1001.
Action	1	WWW.10 WWW.10	N.CON 1017.CON 10017.CO 10017.CO	M.TW M.TW M.TW OM.TW	A A A A A A A A A A A A A A A A A A A	N.100X.CON NN.100X.CON NN.100X.CO NN.100X.CO	TW MTW MTM OMTW	Output the manufacturer ID and device ID

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first 60.2001.WWW WWW.100Y.CON WWW.



WWW.100Y.COM.TW WWW.100Y.COM.TW MX25L4005

WWW.100Y.COM

WWW.100

Table 3. Memory Organization

00Y.COM.TW

100Y.COM.TV

Block	Sector	Addr	ess Range	-ONL.
1007.0	127	07F000h	07FFFFh	COM.TW
701	00	N7	VIN 100	COM.TW
1.1	112	070000h	070FFFh	
W.100	111	06F000h	06FFFFh	N.COM.L
6		I.TW	N.W.N.	COM.
11	96	060000h	060FFFh	1001. ONL'I
MNN.	95	05F000h	05FFFFh	1001.COM.1
5	C	OM. TW	VINY	100Y.COM.
War	80	050000h	050FFFh	
N.	79	04F000h	04FFFFh	
4	A1100	COM.TV	1 41	W.100Y.CO.
N/V	64	040000h	040FFFh	
	63	03F000h	03FFFFh	WW.IC
3	WW.10	N.COM		WW.100Y.C
	48	030000h	030FFFh	VW 100Y.
	47	02F000h	02FFFFh	WW 100Y
2	WWW	1001 200	WTD	M.M.M.1007 M.M.M.1002
	32	020000h	020FFFh	WWW
	31	01F000h	01FFFFh	
1		W.100 Y.C	ONI.TN	WWW.10 WWW.10
	16	010000h	010FFFh	N Y
	15	00F000h	00FFFFh	WWW WWW
0		WW.	N.COM TV	NWW V
0	3	003000h	003FFFh	WIG I
	2	002000h	002FFFh	
	1 0	001000h 000000h	001FFFh 000FFFh	WW W
	, v			



DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z.
- 3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of SPI mode 0 and mode 3 is shown as Figure 2.

Figure 2. SPI Modes Supported

igure 2. SPI Modes Support	ed and	W.100 - CC	OM.TW	WWW.	100Y.CON	M.TW
CPOL CPHA				MMA		
(SPI mode 0) 0 0 SCLK	7 K		MI May		VVL100F.C	CON.TW
(SPI mode 3) 1 1 SCLK	.TW	WWW 100	NOLCONIT		W.100 1	COM.T
NNN 100X SI	MSB	_X		TW N	WWW.100	DY.COM.T
so	OW.LA	WWIG	N.100 COM	мѕв	_X	X
WWW THONY.C	WI.IW	W.	N1007.0	M.T.Y	N V	1001.00

- 5. For the following instructions: RDID, RDSR, READ, FAST_READ, RES and REMS the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, RDP and DP the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.





COMMAND DESCRIPTION

(1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low-> sending WREN instruction code-> CS# goes high. (see Figure 11)

(2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low-> sending WRDI instruction code-> CS# goes high. (see Figure 12)

The WEL bit is reset by following situations:

- -Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion

(3) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of second-byte ID is as followings: 13(hex) for MX25L4005.

The sequence of issuing RDID instruction is: CS# goes low-> sending RDID instruction code -> 24-bits ID data out on SO -> to end RDID operation can use CS# to high at any time during data out. (see Figure. 13)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.





(4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low-> sending RDSR instruction code-> Status Register data out on SO (see Figure. 14)

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction.

BP2, BP1, BP0 bits. The Block Protect (BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area(as defined in table 1) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed)

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP# pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP2, BP1, BP0) are read only.

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
SRWD	NV.	N.Tuo V.	BP2	BP1	BP0	WEL	WIP
Status	0	0	the level of	the level of	the level of	(write enable	(write in progress
Register Write		WW.1001	protected	protected	protected	latch)	bit)
Protect		N.100	block	block	block		
1= status	4	WW 10	(note 1)	(note 1)	(note 1)	1=write enable	1=write operation
register write		WWW	OY.COM	WI	WW	0=not write	0=not in write
disable		WWW.	LON.COM	WT	MMM.	enable	operation

Note: 1. see the table "Protected Area Sizes"





(5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP2, BP1, BP0) bits to define the protected area of memory (as shown in table 1). The WRSR also can set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#) pin signal. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low-> sending WRSR instruction code-> Status Register data on SI-> CS# goes high. (see Figure 15)

The WRSR instruction has no effect on b6, b5, b1, b0 of the status register.

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The selftimed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

WP#	SRWD	OO.V.CO	Write Protection of the	Memory Content		
Signal Bit		Mode	Status Register	Protected Area ¹	Unprotected Area	
1	0	W. 100Y.	Status Register is Writable (if the WREN	W.100Y.COM.TW	WWW.100Y.C	
0	0 🔨	Software	instruction has set the	Protected against Page	Ready to accept Page	
1	1	Protected (SPM)	WEL bit) The values in the SRWD, BP2, BP1 and BP0 bits can be changed	Program, Sector Erase and Chip Erase	Program and Sector Erase instructions	
0	1	Hardware Protected (HPM)	Status Register is Hardware write protected The values in the SRWD, BP2, BP1 and BP0 bits cannot be changed	Protected against Page Program, Sector Erase and Chip Erase	Ready to accept Page Program and Sector Erase instructions	

Table 4. Protection Modes

Note:

1. As defined by the values in the Block Protect (BP2, BP1, BP0) bits of the Status Register, as shown in Table 1.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP# is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP2, BP1, BP0. The protected area, which is defined by BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP# is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP2, BP1, BP0. The protected area, which is defined by BP2, BP1, BP0, is at software protected mode (SPM)



Note: If SRWD bit=1 but WP# is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP2, BP1, BP0 and hardware protected mode by the WP# to against data modification.

Note: to exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered. If the WP# pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP2, BP1, BP0.

(6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address on SI -> data out on SO-> to end READ operation can use CS# to high at any time during data out. (see Figure. 16)

(7) Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low-> sending FAST_READ instruction code-> 3-byte address on SI-> 1-dummy byte address on SI->data out on SO-> to end FAST_READ operation can use CS# to high at any time during data out. (see Figure. 17)

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(8) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table 3) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low -> sending SE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 19)



The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

(9) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 3) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low -> sending BE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 20)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

(10) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). Any address of the sector (see table 3) is a valid address for Chip Erase (CE) instruction. The CS# must go high exactly at the byte boundary(the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low-> sending CE instruction code-> CS# goes high. (see Figure 20)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP2, BP1, BP0 all set to "0".

(11) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). If the eight least significant address bits (A7-A0) are not all 0, all transmitted data which goes beyond the end of the current page are programmed from the start address if the same page (from the address whose 8 least significant address bits (A7-A0) are all 0). The CS# must keep during the whole Page Program cycle. The CS# must go high exactly at the byte boundary(the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed. If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the request address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low-> sending PP instruction code-> 3-byte address on SI-> at least 1-byte on data on SI-> CS# goes high. (see Figure 18)



The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.

(12) Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low-> sending DP instruction code-> CS# goes high. (see Figure 22)

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (RES instruction to allow the ID been read out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.

(13) Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in Table 6. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new deisng, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The sequence is shown as Figure 23,24.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power Down Mode.



(14) Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The REMS instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" followed by two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID for MXIC (C2h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in figure 25. The Device ID values are listed in Table of ID Definitions on page 16. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

Table of ID Definitions:

WWW.100Y.COM.TW

RDID Command	manufacturer ID	memory type	memory density				
WWW.	C2 C2	20	13				
RESCommand	electronic ID						
WWW.	N.CON. TW	WWW.LOOY.CO	12				
REMS Command	manufactu	urer ID	device ID				
VATE	C2	WWW.Look.C	12				



POWER-ON STATE

At Power-up and Power-down, the device must not be selected (that is Chip Select (CS#) must follow the voltage applied on Vcc) until Vcc reaches the correct value:

- VCC(min) at Power-up, and then for a further delay of tVSL

- Vss at Power-down

Usually a simple pull-up resistor on Chip Select (CS#) can be used to insure safe and proper Power-up and Power-down.

To avoid data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is included. The logic inside the device is held reset while Vcc is less than the POR threshold value, VwI -- all operations are disabled, and the device does not respond to any instruction.

Moreover, the device ignores all Write Enable (WREN), Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instructions until a time delay of tPUW has elapsed after the moment that VCC rises above the VWI threshold. However, the correct operation of the device is not guaranteed if, by this time, VCC is still below VCC(min). No Write Status Register, Program or Erase instructions should be sent until the later of:

- tPUW after VCC passed the VWI threshold

- tvsL after Vcc passed the Vcc(min) level

These values are specified in Table 7.

If the delay, tvsL, has elapsed, after Vcc has risen above Vcc(min), the device can be selected for READ instructions even if the tPuw delay is not yet fully elapsed.

At Power-up, the device is in the following state:

- The device is in the Standby mode (not the Deep Power-down mode).

- The Write Enable Latch (WEL) bit is reset.

Normal precautions must be taken for supply rail decoupling, to stabilize the Vcc feed. Each device in a system should have the Vcc rail decoupled by a suitable capacitor close to the package pins. (Generally, this capacitor is of the order of 0.1uF).

At Power-down, when Vcc drops from the operating voltage, to below the POR threshold value, Vwi, all operations are disabled and the device does not respond to any instruction. (The designer needs to be aware that if a Power-down occurs while a Write, Program or Erase cycle is in progress, some data corruption can result.)



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE			
Ambient Operating Tempera	perature -40°Cto85°Cfo			
	Industrial grade			
	0° C to 70° C for			
	Commercial grade			
Storage Temperature	-55° C to 125° C			
Applied Input Voltage	-0.5V to 4.6V			
Applied Output Voltage	-0.5V to 4.6V			
VCC to Ground Potential	-0.5V to 4.6V			

NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to 4.6V or -0.5V for period up to 20ns.
- 4. All input and output pins may overshoot to VCC+0.5V while VCC+0.5V is smaller than or equal to 4.6V.

Figure 3. Maximum Negative Overshoot Waveform





Figure 4. Maximum Positive Overshoot Waveform



CAPACITANCE TA = 25°C, f = 1.0 MHz

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance	WT.MO	WW	6 00	pF	VIN = 0V
COUT	Output Capacitance	CONT.TW	N N	8.100	pF	VOUT = 0V



MX25L4005

Figure 5. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 6. OUTPUT LOADING






Table 5. DC CHARACTERISTICS (Temperature = -40°C to 85°C for Industrial grade, Temperature = 0°C to 70°C for Commercial grade, VCC = 2.7V ~ 3.6V)

SYMBOL	PARAMETER	NOTES	MIN.	TYP	MAX.	UNITS	TEST CONDITIONS
ILI V.C	Input Load	1	NOY.CO	WILM	±2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ILO	Output Leakage	W1W.	J.Yoox.C	T	🔨 ± 2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ISB1	VCC Standby	1.1	N.Lu	COM.	10	uA	VIN = VCC or GND
	Current						CS# = VCC
ISB2	Deep Power-down	TV.	WW.In	N.CO	10	uA	VIN = VCC or GND
	Current						CS# = VCC
ICC1	VCC Read	1	WWW.	D.V.C	12	mA	f=70MHz
							SCLK=0.1VCC/0.9VCC, SO=Oper
					8	mA	f=66MHz
							SCLK=0.1VCC/0.9VCC, SO=Oper
					4	mA	f=33MHz
							SCLK=0.1VCC/0.9VCC, SO=Oper
ICC2	VCC Program	M.1	1	.Www.	15	mA	Program in Progress
	Current (PP)						CS# = VCC
ICC3	VCC Write Status	MT.MO		MAL.	15	mA	Program status register in progress
	Register (WRSR)						CS#=VCC
	Current						
ICC4	VCC Sector Erase	1.01	TW	W	15	mA	Erase in Progress
	Current (SE)						CS#=VCC
ICC5	VCC Chip Erase	NY POS	WILL	<	15	mA	Erase in Progress
	Current (CE)						CS#=VCC
VIL	Input Low Voltage	JonY.C	-0.5	N	0.3VCC	V	CONTRA MANUEL
VIH	Input High Voltage	.Yooy.	0.7VCC	W	VCC+0.4	V V	Y.COM. WWW.
VOL	Output Low Voltage	N.I.	COM	WT	0.4	V	IOL = 1.6mA
VOH	Output High Voltage	W.Iw	VCC-0.2			V	IOH = -100uA

Notes :

1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds). WWW.100Y.COM

2. Typical value is calculated by simulation.



Table 6. AC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, Temperature =0° C to 70° C for Commercial grade, VCC = 2.7V ~ 3.6V)

Symbol	Alt.	Parameter	W WILL	100	Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for the following	ng instructions:	WW.	D.C.	J. T	70	MHz
		FAST_READ, PP, SE, BE, CE	, DP, RES,RDP			(Co	ndition:1	5pF)
		WREN, WRDI, RDID, RDSR, W	/RSR				66	MHz
						(Co	ndition:3	0pF)
fRSCLK	fR	Clock Frequency for READ inst	tructions	M.M.L.	D.C.	I.Co	33	MHz
tCH(1)	tCLH	Clock High Time	LCON. TW	WWW	7	N.COF	WT.	ns
tCL(1)	tCLL	Clock Low Time	COM.	WIG	7	N CO	Mr.	ns
tCLCH(2)	01.0	Clock Rise Time (3) (peak to pe	eak)		0.1	10 r.	OWL	V/ns
tCHCL(2)	MY.C	Clock Fall Time (3) (peak to pea	ak)	A.A.	0.1	1001.0	.Mo.	V/ns
tSLCH	tCSS	CS# Active Setup Time (relative	e to SCLK)	W	5	100Y.		ns
tCHSL	100 -	CS# Not Active Hold Time (rela	ative to SCLK)		5	. Yoo	COAr	ns
tDVCH	tDSU	Data In Setup Time	100 1. COM. 1	<t< td=""><td>2</td><td>N.100.</td><td></td><td>ns</td></t<>	2	N.100.		ns
tCHDX	tDH	Data In Hold Time	NI 100Y. COM.T		5	W.100	- c0	ns
tCHSH	W	CS# Active Hold Time (relative	to SCLK)	W.	5	10	N.Co	ns
tSHCH	NN'IO	CS# Not Active Setup Time (re	lative to SCLK)	Wn	5	MM.	N.C	ns
tSHSL	tCSH	CS# Deselect Time	MM.ION COM		100	WW.		ns
tSHQZ(2)	tDIS	Output Disable Time	W.1001.001	1.1		War	6	ns
tCLQV	tV	Clock Low to Output Valid @	33MHz 30pF	WT.M		W T	8	ns
		@.	70MHz 15pF or @6	6MHz 30p	F	MM.	6	ns
tCLQX	tHO	Output Hold Time	WWW.POW.C	Wn. W	0	WW	11.2	ns
tHLCH	N	HOLD# Setup Time (relative to	SCLK)	·0M.1	5		14.In	ns
tCHHH	M.	HOLD# Hold Time (relative to S	CLK)	CON.TY	5		.W.1	ns
tHHCH	V	HOLD Setup Time (relative to S	SCLK)	TIM	5	N		ns
tCHHL		HOLD Hold Time (relative to SC	CLK)	V.COM	5	1	N.W.Y.	ns
tHHQX(2)	tLZ	HOLD to Output Low-Z	MWN.100	A COM.	III		6	ns
tHLQZ(2)	tHZ	HOLD# to Output High-Z	W.10	COM		ſ	6	ns
tWHSL(4)		Write Protect Setup Time	WWWWW	001.00	20		N. I	ns
tSHWL(4)		Write Protect Hold Time	MM.	1001.00	100	N	A.A.	ns
tDP(2)		CS# High to Deep Power-down	Mode	J.CC		W	3	us
tRES1(2)		CS# High to Standby Mode with	nout Electronic Signa	ture Read	О <i>у</i> г.	III	3	US
tRES2(2)		CS# High to Standby Mode with	n Electronic Signatur	e Read	Mon		1.8	us
tW		Write Status Register Cycle Tin	ne	-N 100Y.		5	15	ms
tPP		Page Program Cycle Time	WW WT	1005		1.4	5	ms
tSE		Sector Erase Cycle Time	I. I.	WW.In		60	120	ms
tBE		Block Erase Cycle Time	W.I.			1	2	S
tCE		Chip Erase Cycle Time	WT.M.			3.5	7.5	S

Note:

1. tCH + tCL must be greater than or equal to 1/ fC

2. Value guaranteed by characterization, not 100% tested in production.

3. Expressed as a slew-rate.

4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.

5. Test condition is shown as Figure 3.



WWW.100 Table 7. Power-Up Timing and VWI Threshold

ymbol	Parameter	Min. O	Max.	Unit
VSL(1)	VCC(min) to CS# low	10	M.I	us
PUW(1)	Time delay to Write instruction	W 1091	10	ms
/WI(1)	Write Inhibit Voltage	1.5	2.5	V

WWW.100Y.COM.TW Note: 1. These parameters are characterized only. WWW.100Y.COM.TW

INITIAL DELIVERY STATE

WWW.100Y.COM.TW

WW.100Y.COM.TW The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register WWW.100 WWW.100 WWW.100Y.COM contains 00h (all Status Register bits are 0). WWW.100Y.C

P/N: PM1236



Figure 7. Serial Input Timing






Figure 8. Write Protect Setup and Hold Timing during WRSR when SRWD=1






WWW.100Y.COM.TW WWW.100Y.COM.TW MX25L4005

Figure 9. Hold Timing



WWW.100

Figure 10. Output Timing





MX25L4005









Figure 12. Write Disable (WRDI) Instruction Sequence













Figure 14. Read Status Register (RDSR) Instruction Sequence and Data-Out Sequence

Figure 15. Write Status Register (WRSR) Instruction Sequence












Figure 17. Read Data Bytes at Higher Speed (FAST_READ) Instruction Sequence and Data-Out Sequence














Figure 19. Sector Erase (SE) Instruction Sequence



Note: SE instruction is 20(hex).


Figure 20. Block Erase (BE) Instruction Sequence



Note: BE instruction is 52 or D8(hex).



Figure 21. Chip Erase (CE) Instruction Sequence



Note: CE instruction is 60(hex) or C7(hex).







Figure 23. Release from Deep Power-down and Read Electronic Signature (RES) Instruction Sequence and Data-Out Sequence











Figure 24. Release from Deep Power-down (RDP) Instruction Sequence

Figure 25. Read Electronic Manufacturer & Device ID (REMS) Instruction Sequence and Data-Out Sequence




Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first



MX25L4005

Figure 26. Power-up Timing



WWW.100



RECOMMENDED OPERATING CONDITIONS

At Device Power-Up

AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A. AC Timing at Device Power-Up

Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1,10	0.5	500000	us/V

Notes :

1. Sampled, not 100% tested.

2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "AC CHARACTERISTICS" table.



ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	Min.	TYP. (1)	Max. (2)	UNIT
Write Status Register Cycle Time	COM.T	5	15	ms
Sector erase Time	COM	60	120	ms
Block erase Time	CON.TN	1 1.1	2	S
Chip Erase Time	Y.COM.TW	3.5	7.5	S
Page Program Time	NT.W.	1.4	1005	ms
Erase/Program Cycle	100,000	WW.	100Y.C.	cycles

Note:

- 1. Typical program and erase time assumes the following conditions: 25° C, 3.3V, and checker board pattern.
- 2. Under worst conditions of 70° C and 3.0V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. The maximum chip programming time is evaluated under the worst conditions of 0C, VCC=3.0V, and 100K cycle with 90% confidence level. WWW.100Y.COM.

LATCH-UP CHARACTERISTICS

WWW.LOONLOW WWW.LOWY.CON	MIN.	MAX.
nput Voltage with respect to GND on ACC	-1.0V	12.5V
nput Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
nput Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
ncludes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a	time.	WW. 1001.



WWW.100 ORDERING INFORMATION

PART NO.	CLOCK (MHz)	OPERATING CURRENT(mA)	STANDBY CURRENT(uA)	Temperature	PACKAGE	Remark
MX25L4005MC-15	70	12 ₀₀ 12	10	0~70° C	8-SOP (150mil)	
MX25L4005MC-15G	70	12 CON	10	0~70° C	8-SOP (150mil)	Pb-free
MX25L4005M2C-15	70	12	OM.T 10	0~70° C	8-SOP (200mil)	LM
MX25L4005M2C-15G	70	12 000	.com 10	0~70° C	8-SOP (200mil)	Pb-free
MX25L4005ZMC-15G	70	12	10 10 N	0~70° C	8-land SON (6x5mm)	Pb-free
MX25L4005MI-15	70	12	00Y.CON.T	-40~85° C	8-SOP (150mil)	COM.T
MX25L4005MI-15G	70	12	100×100×100	-40~85° C	8-SOP (150mil)	Pb-free
MX25L4005M2I-15	70	12	W.10010.CO	-40~85° C	8-SOP (200mil)	NOY.CON
MX25L4005M2I-15G	70	12	10 10 10 10 10 10	-40~85° C	8-SOP (200mil)	Pb-free
MX25L4005ZMI-15G	70	12	WW 10	-40~85°C	8-land SON (6x5mm)	Pb-free


00Y.COM.TW



MX25L4005

WWW.100

PART NAME DESCRIPTION






MX25L4005

PACKAGE INFORMATION

Title: Package Outline for SOP 8L (150MIL)



WWW.100


Dimensions (inch dimensions are derived from the original mm dimensions)

		Α	A1	A2	b	С	D	E	E1	e	01.) 01.)	L1	s	θ
	Min.		0.10	1.35	0.36	0.15	4.77	5.80	3.80	Yaas	0.46	0.85	0 <u>.</u> 41	0
mm	Nom.		0.15	1.45	0.41	0.20	4.90	5.99	3.90	1.27	0.66	1.05	0.54	5
	Max.	1.75	0.20	1.55	0.51	0.25	5.03	6.20	4.00		0.86	1.25	0.67	8
	Min.		0.004	0.053	0.014	0.006	0.188	0.228	0.150		0.018	0.033	0.016	0
Inch	Nom.		0.006	0.057	0.016	0.008	0.193	0.236	0.154	0.050	0.026	0.041	0.021	5
	Max.	0.069	0.008	0.061	0.020	0.010	0.198	0.244	0.158		0.034	0.049	0.026	8

DWG.NO.	REVISION		REFERENCE	
Dwg.NO.	REVISION	JEDEC	EIAJ	ISSUE DATE
6110-1401	6	MS-012		11-26-'03








Title: Package Outline for SOP 8L 200MIL (official name - 209MIL)

		`	limensi	ons are	e derive	ed from	the or	iginal n	nm dim	ension	s)	-1	WW	W.10
SY UNIT		Α	A1	A2	b	0101	D	E	E1.1	e	ONET	L1	s	θ
	Min.		0.05	1.70	0.36	0.19	5.13	7.70	5.18	- N	0.50	1.21	0.62	0
mm	Nom.		0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31	0.74	5
	Max.	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.80	1.41	0.88	8
	Min.		0.002	0.067	0.014	0.007	0.202	0.303	0.204		0.020	0.048	0.024	0
Inch	Nom.		0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5
	Max.	0.009	0.010	0.075	0.020	0.010	0.210	0.319	0.212		0.031	0.056	0.035	8

	REVISION		REFERENCE	ISSUE DATE
DWG.NO.	REVISION	JEDEC	EIAJ	ISSUE DATE
6110-1406	1			05-06-'05



WWW.100Y.COM. WWW.100Y.COM. MX25L4005



		`		ension size m					•				ns) n requ	ireme	nt (K)		
SY UNIT	'MBOL	А	A1	A2	A3	b	D	D1	Е	E1	VLV	e	R	к	aaa	bbb	ccc
	Min.	i			N.M.	0.35	5.90	0.00	4.90	0.00	0.50		0.175	0.20			
mm	Nom.			0.65	0.20	0.40	6.00	*1	5.00	*1	0.60	1.27			0.10	0.10	0.05
	Max.	1.00	0.05	0.70		0.48	6.10	an!	5.10		0.75	ļ					
	Min.					0.013	0.232	0.000	0.193	0.000	0.020		0.007	0.008			
Inch	Nom.			0.026	0.008	0.016	0.236	C *1	0.197	*1	0.024	0.05			0.004	0.004	0.002
	Max.	0.039	0.002	0.028		0.019	0.240		0.201	^1	0.030						

	BEVIEION		REFERENCE	
DWG.NO.	REVISION	JEDEC	EIAJ	ISSUE DATE
6110-3302	4	MO-220		05-30-'05





WWW.100 **REVISION HISTORY**

Revision No.	Description	Page	Date
1.0	1. Removed "Preliminary"	P1	JUL/14/2005
	2. Improved tVSL spec from 30us to 10us	P22	
	3. To be separated from MX25L4005, MX25L8005 to MX25L4005	All	
1.1002.00 W.1007.CO WW.1007.CC	1. Standby current is reduced from 50uA(max.) to 10uA(max.)	P1,2,20,35	SEP/30/2005
	2. Added description about Pb-free device is RoHS compliant	P1	
	3. Improved erase speed:	P1,21,34	
	4KB sector: 90ms(typ.)/270ms(max.)>60ms(typ.)/120ms(max.)		
	64KB sector:1s(typ.)/3s(max.)>1s(typ.)/2s(max.)		
	chip sector:4.5s(typ.)/10s(max.)>3.5s(typ.)/7.5s(max.)		

WWW.100Y.COM.TW

WWW.100Y.COM

100X.COM.TW

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WWW.10

W.100X.COM.TW