

# 24AA52/24LCS52

### 2K 2.2V I<sup>2</sup>C<sup>™</sup> Serial EEPROM with Software Write-Protect

#### **Features**


- · Single supply with operation down to 1.8V
- Low-power CMOS technology
  - 1 mA active current typical
  - 1 μA standby current typical (I-temp)
- Organized as 1 block of 256 bytes (256 x 8)
- Software write protection for lower 128 bytes
- Hardware write protection for entire array
- 2-wire serial interface bus, I<sup>2</sup>C<sup>™</sup> compatible
- Schmitt Trigger inputs for noise suppression
- · Output slope control to eliminate ground bounce
- 100 kHz (24AA52) and 400 kHz (24LCS52) compatibility
- · Self-timed write cycle (including auto-erase)
- Page write buffer for up to 16 bytes
- 3.5 ms typical write cycle time for page write
- ESD protection > 4,000V
- 1,000,000 erase/write cycles
- Data retention > 200 years
- · 8-lead PDIP, SOIC, TSSOP and MSOP package
- · Standard and Pb-free finishes available
- Available for extended temperature ranges:
  - Industrial (I): -40°C to +85°C

#### **Device Selection Table**

| Part<br>Number | Vcc<br>Range | Max Clock<br>Frequency | Temp<br>Ranges |
|----------------|--------------|------------------------|----------------|
| 24AA52         | 1.8-5.5      | 400 kHz <sup>(1)</sup> |                |
| 24LCS52        | 2.2-5.5      | 400 kHz                |                |

Note 1: 100 kHz for Vcc <2.5V


#### **Package Types**



#### Description

The Microchip Technology Inc. 24AA52/24LCS52 (24XX52\*) is a 2 Kbit Electrically Erasable PROM capable of operation across a broad voltage range (1.8V to 5.5V). This device has a software write-protect feature for the lower half of the array, as well as an external pin that can be used to write-protect the entire array. The software write-protect feature is enabled by sending the device a special command. Once this feature has been enabled, it cannot be reversed. In addition to the software protect feature, there is a WP pin that can be used to write-protect the entire array, regardless of whether the software write-protect register has been written or not. This allows the system designer to protect none, half or all of the array, depending on the application. The device is organized as one block of 256 x 8-bit memory with a 2-wire serial interface. Low voltage design permits operation down to 1.8V, with standby and active currents of only 1 µA and 1 mA respectively. The 24XX52 also has a page write capability for up to 16 bytes of data. The 24XX52 is available in the standard 8-pin PDIP, surface mount SOIC, TSSOP and MSOP packages.

#### **Block Diagram**



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<sup>\*24</sup>XX52 is used in this document as a generic part number for the 24AA52/24LCS52 devices.

#### 1.0 **ELECTRICAL CHARACTERISTICS**

### Absolute Maximum Ratings(†)

| Vcc                                    | 6.5\              |
|--|-------------------|
| All inputs and outputs w.r.t. Vss      | 0.3V to Vcc +1.0V |
| Storage temperature                    | 65°C to +150°C    |
| Ambient temperature with power applied | 40°C to +125°C    |
| ESD protection on all pins             | ≥4 k\             |

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**TABLE 1-1:** DC SPECIFICATIONS

| Param.<br>No. | Symbol             | Characteristic                       | Min                   | Тур             | Max     | Units         | Conditions  |
|---------------|--------------------|--------------------------------------|-----------------------|-----------------|---------|---------------|---|
| D1            | VIH                | A0, A1, A2, SCL, SDA<br>and WP pins  | 1.10 <del>0</del> 1.0 | OMT             | - T     | MAN.          | ONY.COM.IV  |
| D2            | $\overline{m}_{0}$ | High-level input voltage             | 0.7 Vcc               | $CG_{I/I^{-1}}$ |         | V             | W. Inda COM.  |
| D3            | VIL                | Low-level input voltage              | 11/1-100 1            | MOD             | 0.3 Vcc | V             | 0.2 Vcc for Vcc < 2.5V                                |
| D4            | VHYS               | Hysteresis of Schmitt Trigger inputs | 0.05 Vcc              | V.COD           | TW.     | V             | (Note)  |
| D5            | VoL                | Low-level output voltage             | WWW.IO                | -CO             | 0.40    | V             | IOL = 3.0  mA, VCC = 2.5V                             |
| D6            | ILI 100            | Input leakage current                | WW.                   | - <del></del>   | ±1      | mA            | VIN = 0.1V to VCC                                     |
| D7            | ILO                | Output leakage current               | - TIN                 | 1003.           | ±1      | μΑ            | Vout = 0.1V to Vcc                                    |
| D8            | CIN,<br>COUT       | Pin capacitance (all inputs/outputs) | MAL                   | 100x            | 10.     | pF            | VCC = 5.0V (Note)<br>TA = 25°C, FCLK = 1 MHz          |
| D9            | Icc write          | Operating current                    | WW                    | 1.0             | 3.0     | mA            | Vcc = 5.5V, SCL = 400 kHz                             |
| D10           | Icc read           | 100x. COW.14                         | _                     | 0.20            | 1.0     | mA            | - TWW.Ing CO  |
| D11           | Iccs               | Standby current                      | - 4                   | 0.36            | 1.0     | μА            | Industrial<br>SDA = SCL = VCC<br>A0, A1, A2, WP = VSS |
| Note:         | This par           | ameter is periodically samp          | oled and not          | 100% te         | sted.   | OM.T<br>COM.T | LM MMM.100<br>M MMM.100A<br>M MMM.100A                |


TABLE 1-2: AC SPECIFICATIONS

| AC CHA              | ARACTERI | STICS  | VCC = +1.8V to +5.5V<br>Industrial (I): TA = -40°C to +85°C |                  |             |        |   |  |  |
|---------------------|----------|--|---|------------------|-------------|--------|---|--|--|
| Param.<br>No.       | Symbol   | Characteristic   | Min   | Тур              | Max         | Units  | Conditions                                      |  |  |
| Y<br>M.TW           | FCLK     | Clock frequency  | W —   | NAW.             | 400<br>100  | kHz    | 2.5V ≤ Vcc ≤ 5.5V<br>1.8V ≤ Vcc < 2.5V (24AA52) |  |  |
| 2                   | THIGH    | Clock high time  | 600<br>4000   | 41               | 17.100      | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 3) \\ .             | TLOW     | Clock low time   | 1300<br>4700  |                  | M. 10       | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 4 COM               | TR       | SDA and SCL rise time (Note 1)   | M.TY  | _ \              | 300<br>1000 | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 5 CO                | TFTW     | SDA and SCL fall time  | COM.TW  | _                | 300         | ns     | (Note 1)  |  |  |
| 6                   | THD:STA  | Start condition hold time  | 600<br>4000   | N —              | 4/1/        | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 7 <sup>100</sup> Y. | Tsu:sta  | Start condition setup time   | 600<br>4700   | TV_              |             | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 8 100%              | THD:DAT  | Data input hold time   | 0 0   | TI               | _ 1         | ns     | (Note 2)  |  |  |
| 91.100              | TSU:DAT  | Data input setup time  | 100<br>250  | M <del>I</del> M | _           | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 10                  | Тѕи:ѕто  | Stop condition setup time  | 600<br>4000   | ONTT             | N _         | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 11                  | ТАА      | Output valid from clock (Note 2)   | 4.1001  | CONI.            | 900<br>3500 | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 12                  | TBUF     | Bus free time: Time the bus must be free before a new transmission can start | 1300<br>4700  | <sup>07.CO</sup> | T.T.W.      | ns     | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 13                  | TOF      | Output fall time from VIH minimum to VIL maximum                             | 20+0.1Св<br>—   | 00 <u>₹</u> .C   | 250<br>250  | N ns   | 2.5V ≤ VCC ≤ 5.5V<br>1.8V ≤ VCC < 2.5V (24AA52) |  |  |
| 14                  | TSP      | Input filter spike<br>suppression<br>(SDA and SCL pins)                      | MM  | V.100Y           | 50          | ns     | (Note 1 and Note 3)                             |  |  |
| 15                  | Twc      | Write cycle time (byte or page)  | -W  | N.10             | 5           | ms     | - WWW.1007.C                                    |  |  |
| 16                  | - 111    | Endurance  | 1M  | W#.1             | 100 X.C     | cycles | 25°C, Vcc = 5.0V, Block mode (Note 4)           |  |  |


Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- **3:** The combined TsP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- **4:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site: www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



#### FIGURE 1-2: BUS TIMING START/STOP



W.100Y.COM.TW

#### 2.0 FUNCTIONAL DESCRIPTION

The 24XX52 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus has to be controlled by a master device, which generates the serial clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX52 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

#### 3.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 3-1).

#### 3.1 Bus Not Busy (A)

Both data and clock lines remain high.

#### 3.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

#### 3.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

#### 3.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited; although only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in, first-out (FIFO) fashion.


#### 3.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this Acknowledge bit.

Note: The 24XX52 does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX52) will leave the data line high to enable the master to generate the Stop condition.






#### 3.6 Device Addressing

A control byte is the first byte received following the Start condition from the master device. The first part of the control byte consists of a 4-bit control code which is set to '1010' for normal read and write operations and '0110' for writing to the write-protect register. The control byte is followed by three Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX52 devices on the same bus and are used to determine which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. The device will not acknowledge if you attempt a Read command with the control code set to '0110'.

The eighth bit of slave address determines if the master device wants to read or write to the 24XX52 (Figure 3-2). When set to a one, a read operation is selected. When set to a zero, a write operation is selected.

| Operation                     | Control<br>Code | Chip<br>Select | R/W      |
|-------------------------------|-----------------|----------------|----------|
| Read                          | 1010            | A2 A1 A0       | 1        |
| Write                         | 1010            | A2 A1 A0       | 0        |
| Set Write-Protect<br>Register | 0110            | A2 A1 A0       | N NOV.10 |

FIGURE 3-2: CONTROL BYTE ALLOCATION



#### 4.0 WRITE OPERATIONS

#### 4.1 Byte Write


Following the Start signal from the master, the device code (4 bits), the Chip Select bits (3 bits) and the  $R/\overline{W}$  bit, which is a logic low, are placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the address pointer of the 24XX52.


After receiving another Acknowledge signal from the 24XX52, the master device will transmit the data word to be written into the addressed memory location. The 24XX52 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle, which means that, during this time, the 24XX52 will not generate Acknowledge signals (Figure 4-1). If an attempt is made to write to the array when the software or hardware write protection has been enabled, the device will acknowledge the command but no data will be written. The write cycle time must be observed even if the write protection is enabled.

#### 4.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX52 in the same way as in a byte write. Instead of generating a Stop condition, the master transmits up to 15 additional data bytes to the 24XX52, which are temporarily stored in the onchip page buffer and will be written into the memory after the master has transmitted a Stop condition. Upon receipt of each word, the four lower order address pointer bits are internally incremented by one. The higher order four bits of the word address remain constant. If the master should transmit more than 16 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 4-2). If an attempt is made to write to the array when the hardware write protection has been enabled, the device will acknowledge the command but no data will be written. The write cycle time must be observed even if the write protection is enabled.

Page write operations are limited to writing Note: bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.






#### 5.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command ( $R/\overline{W}=0$ ). If the device is still busy with the write cycle, then no ACK will be returned. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 5-1 for flow diagram.

FIGURE 5-1: ACKNOWLEDGE POLLING FLOW



#### 6.0 WRITE PROTECTION

The 24XX52 has a software write-protect feature that allows the lower half of the array (addresses 00h - 7Fh) to be permanently write-protected, as well as a WP pin that can be used to protect the entire array.

#### 6.1 Software Write-Protect


The software write-protect feature is invoked by writing to the write-protect register. This is done by sending a command similar to a normal Write command. As shown in Figure 6-1, the write-protect register is written by sending a Write command with the slave address set to '0110' instead of '1010' and the address bits and data bits are don't cares. Once the software write-protect register has been written, the device will not acknowledge the '0110' control byte.

**Note:** Once the software write-protect register has been written, the write protection is enabled and cannot be reversed, even if the device is powered down.

#### 6.2 Hardware Write-Protect

The WP pin can be tied to Vcc, Vss or can be left floating. If tied to Vcc, the entire array will be write-protected, regardless of whether the software write-protect register has been written or not. If the WP pin is set to Vcc, it will prevent the software write-protect register from being written. If the WP is tied to Vss or left floating, then write protection is determined by the status of the software write-protect register.

FIGURE 6-1: SETTING WRITE-PROTECT REGISTER



#### 7.0 READ OPERATION

Read operations are initiated in the same  $\underline{way}$  as write operations, with the exception that the R/ $\overline{W}$  bit of the slave address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

#### 7.1 Current Address Read

The 24XX52 contains an address counter that maintains the address of the last word accessed, internally incremented by '1'. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n+1. Upon receipt of the slave address with  $R/\overline{W}$  bit set to '1', the 24XX52 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a Stop condition and the 24XX52 discontinues transmission (Figure 7-1).

#### 7.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XX52 as part of a write operation. Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. The master then issues the control byte again, but with the  $R/\overline{W}$  bit set to a '1'. The 24XX52 then issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a Stop condition and the 24XX52 discontinues transmission (Figure 7-2).

#### 7.3 Sequential Read

Sequential reads are initiated in the same way as a random read, with the exception that after the 24XX52 transmits the first data byte, the master issues an acknowledge, as opposed to a Stop condition in a random read. This directs the 24XX52 to transmit the next sequentially addressed 8-bit word (Figure 7-3).

To provide sequential reads, the 24XX52 contains an internal address pointer, which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

### 7.4 Contiguous Addressing Across Multiple Devices


The Chip Select bits (A2, A1, A0) can be used to expand the contiguous address space for up to 16K bits by adding up to eight 24XX52 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8, A1 as address bit A9 and A2 as address bit A10. It is not possible to sequentially read across device boundaries.

#### 7.5 Noise Protection and Brown Out


The 24XX52 employs a VCC threshold detector circuit which disables the internal erase/write logic if the VCC is below 1.5V at nominal conditions.


The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

FIGURE 7-1: CURRENT ADDRESS READ



### 24AA52/24LCS52





W.100Y.COM.TW

#### 8.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 8-1.

TABLE 8-1: PIN FUNCTION TABLE

| Symbol | PDIP | SOIC     | TSSOP  | MSOP        | Description                |
|--------|------|----------|--------|-------------|----------------------------|
| A0     | 1    | N.34 1 0 | JW 1 1 | 1           | Chip Address Input         |
| A1     | 2    | 2        | 0\2    | 2           | Chip Address Input         |
| A2     | 3    | 3        | 3      | 3           | Chip Address Input         |
| Vss    | 4    | 4 00     | 4      | 4           | Ground                     |
| SDA    | 5    | 5        | 5      | <b>%</b> 5  | Serial Address/Data I/O    |
| SCL    | 6    | 6        | 6      | <b>√√ 6</b> | Serial Clock               |
| WP     | 7    | 7        | 70N    | 7           | Write-Protect Input        |
| Vcc    | 8    | 8        | 8 0    | 8           | +1.8V to 5.5V Power Supply |

#### 8.1 A0, A1, A2

The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24XX52 devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vss or Vcc.

## 8.2 Serial Address/Data Input/Output (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k $\Omega$  for 100 kHz, 2 k $\Omega$  for 400 kHz).

For normal data transfer, SDA, is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

#### 8.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

#### 8.4 Write-Protect (WP)

This is the hardware write-protect pin. It can be tied to Vcc, Vss or be left floating. If tied to Vcc, the hardware write protection is enabled. If the WP pin is tied to Vss, the hardware write protection is disabled. If the WP pin is left floating, an internal pull down logic will pull the WP pin to Vss and the hardware write protection will be disabled.

#### 9.0 PACKAGING INFORMATION


### 9.1 Package Marking Information








8-Lead SOIC (150 mil)





8-Lead TSSOP







#### 8-Lead MSOP



Example:



Legend: XX...X Customer specific information\*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

WWW.100X.C

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

<sup>\*</sup>Standard OTP marking consists of Microchip part number, year code, week code and traceability code.

### 8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



| Units   |        | - 100 X - | INCHES* |       | MILLIMETERS |          |       |  |
|---|--------|-----------|---------|-------|-------------|----------|-------|--|
| Dimension I   | Limits | MIN       | NOM     | MAX   | MIN         | NOM      | MAX   |  |
| Number of Pins  | n      | 100       | 8       | 1.44  | 44.         | 8        | 701   |  |
| Pitch   | р      | 111       | .100    | TIN   | KN V        | 2.54     | V.Co. |  |
| Top to Seating Plane                                    | Α      | .140      | .155    | .170  | 3.56        | 3.94     | 4.32  |  |
| Molded Package Thickness                                | A2     | .115      | .130    | .145  | 2.92        | 3.30     | 3.68  |  |
| Base to Seating Plane                                   | A1     | .015      |         | NI.   | 0.38        | 11 W. J. | <1 C  |  |
| Shoulder to Shoulder Width                              | ΕÍ     | .300      | .313    | .325  | 7.62        | 7.94     | 8.26  |  |
| Molded Package Width                                    | E1     | .240      | .250    | .260  | 6.10        | 6.35     | 6.60  |  |
| Overall Length  | D      | .360      | .373    | .385  | 9.14        | 9.46     | 9.78  |  |
| Tip to Seating Plane                                    | L      | .125      | .130    | .135  | 3.18        | 3.30     | 3.43  |  |
| Lead Thickness  | С      | .008      | .012    | .015  | 0.20        | 0.29     | 0.38  |  |
| Upper Lead Width  | B1     | .045      | .058    | .070  | 1.14        | 1.46     | 1.78  |  |
| Lower Lead Width  | В      | .014      | .018    | .022  | 0.36        | 0.46     | 0.56  |  |
| Overall Row Spacing §                                   | eВ     | .310      | .370    | .430  | 7.87        | 9.40     | 10.92 |  |
| Mold Draft Angle Top                                    | α      | 5         | 10      | 15    | 5           | 10       | 15    |  |
| Mold Draft Angle Bottom                                 | β      | 5         | 10      | 15    | 5           | 10       | 15    |  |
| * Controlling Parameter<br>§ Significant Characteristic | P      | 3         | 10      | 07.CO | TW          | 10       | W.    |  |

<sup>\*</sup> Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

<sup>§</sup> Significant Characteristic

### 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)



| TYN STYN  | Units      |                | INCHES*         | TIME          | MILLIMETERS    |           |      |  |
|---|------------|----------------|-----------------|---------------|----------------|-----------|------|--|
| Dimensio  | n Limits   | MIN            | NOM             | MAX           | MIN            | NOM       | MAX  |  |
| Number of Pins  | n          | MA .           | 8               | I.Mo.         |                | 8         | 1700 |  |
| Pitch   | р          | 11/1/1/        | .050            |               | W              | 1.27      | 100  |  |
| Overall Height  | Α          | .053           | .061            | .069          | 1.35           | 1.55      | 1.75 |  |
| Molded Package Thickness  | A2         | .052           | .056            | .061          | 1.32           | 1.42      | 1.55 |  |
| Standoff §  | A1         | .004           | .007            | .010          | 0.10           | 0.18      | 0.25 |  |
| Overall Width   | N E        | .228           | .237            | .244          | 5.79           | 6.02      | 6.20 |  |
| Molded Package Width  | -E1        | .146           | .154            | .157          | 3.71           | 3.91      | 3.99 |  |
| Overall Length  | D          | .189           | .193            | .197          | 4.80           | 4.90      | 5.00 |  |
| Chamfer Distance  | h          | .010           | .015            | .020          | 0.25           | 0.38      | 0.51 |  |
| Foot Length   | J. J.L.    | .019           | .025            | .030          | 0.48           | 0.62      | 0.76 |  |
| Foot Angle  | ф          | 0              | 4               | 8             | 0              | 4         | 8    |  |
| Lead Thickness  | С          | .008           | .009            | .010          | 0.20           | 0.23      | 0.25 |  |
| Lead Width  | В          | .013           | .017            | .020          | 0.33           | 0.42      | 0.51 |  |
| Mold Draft Angle Top  | α          | 0              | 12              | 15            | 0              | 12        | 15   |  |
| Mold Draft Angle Bottom   | β          | 0              | 12              | 15            | 0              | 12        | 15   |  |
| * Controlling Parameter<br>§ Significant Characteristic           |            | TW             | MM              | W.100         | MODIN          | .TW       | W    |  |
| Notes: Dimensions D and E1 do not inclu. 010" (0.254mm) per side. | de mold fl | ash or protrus | sions. Mold fla | ash or protru | sions shall no | ot exceed |      |  |

<sup>\*</sup> Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

.010" (0.254mm) per side. WWW.100Y.COM. WWW.100Y.COM.TW JEDEC Equivalent: MS-012 Drawing No. C04-057

<sup>§</sup> Significant Characteristic

#### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm (TSSOP)



| Dimension                | Limits | MIN         | NOM   |      |      |         |          |
|--------------------------|--------|-------------|-------|------|------|---------|----------|
| MINI (D)                 |        |             | NOW   | MAX  | MIN  | NOM     | MAX      |
| Number of Pins           | n      | - X X . L Y | 8     | - ×1 |      | 8       | -<1 C    |
| Pitch                    | р      | 1           | .026  | TIV  |      | 0.65    | 00 $x$ . |
| Overall Height           | Α      | TIN W.      | ast C | .043 |      | TAT WAY | 1.10     |
| Molded Package Thickness | A2     | .033        | .035  | .037 | 0.85 | 0.90    | 0.95     |
| Standoff §               | A1     | .002        | .004  | .006 | 0.05 | 0.10    | 0.15     |
| Overall Width            | Е      | .246        | .251  | .256 | 6.25 | 6.38    | 6.50     |
| Molded Package Width     | E1     | .169        | .173  | .177 | 4.30 | 4.40    | 4.50     |
| Molded Package Length    | D      | .114        | .118  | .122 | 2.90 | 3.00    | 3.10     |
| Foot Length              | L      | .020        | .024  | .028 | 0.50 | 0.60    | 0.70     |
| Foot Angle               | ф      | 0           | 4     | 8    | 0    | 4       | 8        |
| Lead Thickness           | С      | .004        | .006  | .008 | 0.09 | 0.15    | 0.20     |
| Lead Width               | В      | .007        | .010  | .012 | 0.19 | 0.25    | 0.30     |
| Mold Draft Angle Top     | α      | 0           | 5     | 10   | 0    | 5       | 10       |
| Mold Draft Angle Bottom  | β      | 0           | 5     | 10   | 0    | 5       | 10       |

<sup>\*</sup> Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

WWW.100Y.COM.TW Drawing No. C04-086

<sup>§</sup> Significant Characteristic

#### 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



| Dimension Limits   MIN   NOM   MAX   MIN   NOM   MAX   |
|--|
| Pitch         P         .026 BSC         0.65 BSC           Overall Height         A         -         -         .043         -         -         1           Molded Package Thickness         A2         .030         .033         .037         0.75         0.85         0 |
| Overall Height         A         -         -         0.43         -         -         1           Molded Package Thickness         A2         .030         .033         .037         0.75         0.85         0   |
| Molded Package Thickness A2 .030 .033 .037 0.75 0.85 0   |
|  |
|  |
| Standoff   A1   .000   -   .006   0.00   -   0   |
| Overall Width E .193 TYP. 4.90 BSC   |
| Molded Package Width E1 .118 BSC 3.00 BSC  |
| Overall Length D .118 BSC 3.00 BSC   |
| Foot Length L .016 .024 .031 0.40 0.60 0   |
| Footprint (Reference) F .037 REF 0.95 REF  |
| Foot Angle   0°   - 8°   0°   -  |
| Lead Thickness c .003 .006 .009 0.08 - 0   |
| Lead Width B .009 .012 .016 0.22 - 0   |
| Mold Draft Angle Top α 5° - 15° 5° -   |
| Mold Draft Angle Bottom β 5° - 15° 5° -  |

<sup>\*</sup>Controlling Parameter

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not WWW.100Y.COM.T exceed .010" (0.254mm) per side.

WWW.100Y.C

JEDEC Equivalent: MO-187 WWW.100Y.COM.TW

Drawing No. C04-111

#### APPENDIX A: REVISION HISTORY

#### **Revision G**

Added 2.2V to document; Revised Features section to include Standard and Pb-free finishes.

Corrections to Section 1.0, Electrical Characteristics; Product ID System, added lead finish info.

#### ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

## **Connecting to the Microchip Internet Web Site**

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

## SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

042003

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To:        | Technical Publications Manager Total                                       | Pages Sent          |
|------------|--|---------------------|
| RE:        |  |                     |
| From:      | om: Name   | COM                 |
|            | Company  | COM                 |
|            | Address  | Ino COM.            |
|            | City / State / ZIP / Country   | The CONT.           |
|            | Telephone: () FAX: (   | <u> </u>            |
|            | plication (optional):  |                     |
| Vould      | ould you like a reply?YN   |                     |
| Device     | vice: 24AA52/24LCS52 Literature Number: DS21166G                           |                     |
| Questi     | estions:   |                     |
| 1 \//      | What are the best features of this document?                               |                     |
| 1.1 VV     |  |                     |
| 111        | A TOD I COM TAN MAN MAN TOO TO THE   | MAN TOOK CONTAIN    |
| 2. Ho      | How does this document meet your hardware and software developme           | nt noods?           |
| 2. 110     | Thow does this document meet your nardware and software developme          | TIL FIEE CLS!       |
| W          | TON. COMPANY NEWSCONTEN  | WW. 100X. COM.T     |
| 3. Do      | Do you find the organization of this document easy to follow? If not, wh   | v2                  |
| J. D.      | be you find the organization of this document easy to follow: If not, with | WWW. 100X.CO.       |
| _          | WWW.100X.CON.  | W WWW. 100X.CO.     |
| 4. W       | What additions to the document do you think would enhance the structu      | ure and subject?    |
|            | MAM TOOK COME TAN MAM TOOK COME  | TW WWW. 100Y.CI     |
|            | MANA COM TAN MANA COM  | TW WWW.             |
| 5. W       | What deletions from the document could be made without affecting the       | overall usefulness? |
|            | MMM.Ing. COM. 2M MMM.Ing. CC   |                     |
|            | M.M. Tour COM. TOWN WWW. TOUR.C  | OM: TW WWW.         |
| 6. Is      | Is there any incorrect or misleading information (what and where)?         | COM. TW WWW.        |
|            | MW.100 T COW. THE WAY WAY TOO  |                     |
|            | MANNING COMPANY MANNING  | COM. WWW.           |
| —<br>7. Но | How would you improve this document?                                       | ON CONT.            |
|            | WW.100X. COMITW WWW.10   |                     |
|            | WYN 1007 LOW THE WAY   | OOX. CONT.EM        |
|            | MANN'TON COM.  | TON COMP.           |

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. **Examples: Device** Temperature Package Lead Finish 24AA52-I/P: Industrial Temperature. Range 1.8V, PDIP package 24AA52-I/SN: Industrial Temperature, b) 1.8V, SOIC package 24AA52: 1.8V, 2 Kbit I<sup>2</sup>C Serial EEPROM Device: 24AA52T-I/MS: Tape and Reel, Industrial 24AA52T: 1.8V. 2 Kbit I<sup>2</sup>C Serial EEPROM c) Temperature, 1.8V, MSOP package (Tape and Reel) 24LCS52: = 2.2V, 2 Kbit I<sup>2</sup>C Serial EEPROM 24AA52-I/SNG: Industrial Temperature, 24LCS52T: = 2.2V, 2 Kbit I<sup>2</sup>C Serial EEPROM 1.8V, SOIC package, Pb-free (Tape and Reel) 24LCS52-I/P: Industrial Temperature, 2.2V, PDIP package 24LCS52-I/SN: Industrial Temperature, Temperature | -40°C to +85°C 2.2V, SOIC package Range: 24LCS52T-I/MS: Tape and Reel. Industrial Temperature, 2.2V, **MSOP** Package: Plastic DIP (300 mil body), 8-lead package Plastic SOIC (150 mil body), 8-lead SN 24LCS52-I/SNG: Industrial Temperature, Plastic TSSOP (4.4 mm), 8-lead ST = 2.2V, SOIC package, Pb-free MS Plastic Micro Small Outline (MSOP), 8-lead Lead Finish Blank = Standard 63%/37% Sn/Pb G Pb-free (Matte Tin - Pure Sn)

#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

countries.

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.