

# 1K Microwire Compatible Serial EEPROM

### **Device Selection Table**

Part Number	Vcc Range	ORG Pin	Word Size	Temp Ranges	Packages
93AA46A	1.8-5.5	No	8-bit	23/1002	P, SN, ST, MS, OT, MC
93AA46B	1.8-5-5	No	16-bit	1007.0	P, SN, ST, MS, OT, MC
93LC46A	2.5-5.5	No	8-bit	I, E	P, SN, ST, MS, OT, MC
93LC46B	2.5-5.5	No	16-bit	I, E	P, SN, ST, MS, OT, MC
93C46A	4.5-5.5	No No	8-bit	I, É	P, SN, ST, MS, OT, MC
93C46B	4.5-5.5	No	16-bit	I, E( 100	P, SN, ST, MS, OT, MC
93AA46C	1.8-5.5	Yes	8- or 16-bit	W 1 31 100	P, SN, ST, MS, MC
93LC46C	2.5-5.5	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC
93C46C	4.5-5.5	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC

#### Features:

- Low-Power CMOS Technology
- ORG Pin to Select Word Size for '46C' Version
- 128 x 8-bit Organization 'A' Devices (no ORG)
- 64 x 16-bit Organization 'B' Devices (no ORG)
- Self-Timed Erase/Write Cycles (including Auto-Erase)
- Automatic Erase All (ERAL) Before Write All (WRAL)
- Power-On/Off Data Protection Circuitry
- · Industry Standard 3-Wire Serial I/O
- Device Status Signal (Ready/Busy)
- Sequential Read Function
- 1,000,000 Erase/Write Cycles
- Data Retention > 200 Years
- Pb-free and RoHS Compliant
- Temperature Ranges Supported:
  - Industrial (I) -40°C to +85°C
  - Automotive (E) -40°C to +125°C

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


### Pin Function Table

Name <	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
NC	No internal connection
ORG	Memory Configuration
Vcc	Power Supply

### **Description:**

The Microchip Technology Inc. 93XX46A/B/C devices are 1Kbit low-voltage serial Electrically Erasable PROMs (EEPROM). Word-selectable devices such as the 93AA46C, 93LC46C or 93C46C are dependent upon external logic levels driving the ORG pin to set word size. For dedicated 8-bit communication, the 93AA46A, 93LC46A or 93C46A devices are available, while the 93AA46B, 93LC46B and 93C46B devices provide dedicated 16-bit communication. Advanced CMOS technology makes these devices ideal for lowpower, nonvolatile memory applications. The entire 93XX Series is available in standard packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead MSOP, 6-lead SOT-23, 8-lead 2x3 DFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish.

### Package Types (not to scale)



WWW.100Y.COM.

WWW.100Y.CC

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100

WWW.100Y.COM.

### 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings(†)

Vcc	7.0\
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0\
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 k\

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

	1 2 3	ly over the specified rwise noted.	Industrial Automotiv	` '			°C, VCC = +1.8V TO +5.5V 25°C, VCC = +2.5V TO +5.5V
Param. No.	Symbol	Parameter	Min	Тур	Max	Units	Conditions
D1	VIH1 VIH2	High-level input voltage	2.0 0.7 Vcc	TH	Vcc +1 Vcc +1	V	Vcc ≥ 2.7V Vcc < 2.7V
D2	VIL1 VIL2	Low-level input voltage	-0.3 -0.3	-TV	0.8 0.2 Vcc	V	VCC ≥ 2.7V VCC < 2.7V
D3	VOL1 VOL2	Low-level output voltage	1.700 \(\overline{\pi}\) CO	<u> </u>	0.4 0.2	V	IOL = 2.1 mA, VCC = 4.5V IOL = 100 $\mu$ A, VCC = 2.5V
D4	VoH1 VoH2	High-level output voltage	2.4 Vcc - 0.2	$O_{\overline{M}}$		V	IOH = -400 $\mu$ A, VCC = 4.5V IOH = -100 $\mu$ A, VCC = 2.5V
D5	1LI	Input leakage current	M.Tan	$C_{Q_{N_i}}$	±1	μА	VIN = Vss or Vcc
D6	ILO	Output leakage current	W. 100	<del>(</del>	±1	μА	Vout = Vss or Vcc
D7	CIN, COUT	Pin capacitance (all inputs/outputs)	VWW <del>.</del> 100	7.C	11.7	pF	VIN/VOUT = 0V (Note 1) TA = 25°C, FCLK = 1 MHz
D8	ICC write	Write current	AMA.	_ 500	2	mA μA	FCLK = 3 MHz, VCC = 5.5V FCLK = 2 MHz, VCC = 2.5V
D9	Icc read	Read current	WAN.	_ _ 100	1 500 —	mA μA μA	FCLK = 3 MHz, VCC = 5.5V FCLK = 2 MHz, VCC = 3.0V FCLK = 2 MHz, VCC = 2.5V
D10	Iccs	Standby current	A A A	N. A. J.	10N 5	μΑ μΑ	I-Temp E-Temp CLK = CS = 0V ORG = DI = Vss or Vcc (Note 2) (Note 3)
D11	VPOR	Vcc voltage detect		1.5 3.8	N.100Y.	V	(Note 1) 93AA46A/B/C, 93LC46A/B/C 93C46A/B/C

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: ORG pin not available on 'A' or 'B' versions.
- 3: Ready/Busy status must be cleared from DO; see Section 3.4 "Data Out (DO)".

TABLE 1-2: AC CHARACTERISTICS

All parameters apply over the specified ranges unless otherwise noted.		Industria Automo		0°C to +85°C, Vcc = +1.8V TO +5.5V 0°C to +125°C, Vcc = +2.5V TO +5.5V		
Param. No.	Symbol	Parameter	Min	Max	Units	Conditions
A1 TY	FCLK	Clock frequency	IN _	3 2 1	MHz MHz MHz	4.5V ≤ Vcc < 5.5V, 93XX46C only 2.5V ≤ Vcc < 5.5V 1.8V ≤ Vcc < 2.5V
A2	Тскн	Clock high time	200 250 450		ns ns ns	4.5V ≤ VCC < 5.5V, 93XX46C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A3	TCKL	Clock low time	100 200 450	- N	ns ns ns	4.5V ≤ VCC < 5.5V, 93XX46C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A4	Tcss	Chip Select setup time	50 100 250		ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A5	TCSH	Chip Select hold time	(O)		ns	1.8V ≤ VCC < 5.5V
A6	TCSL	Chip Select low time	250	1	ns	1.8V ≤ VCC < 5.5V
A7	TDIS	Data input setup time	50 100 250	ON.T	ns	4.5V ≤ VCC < 5.5V, 93XX46C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A8	TDIH	Data input hold time	50 100 250	COM	ns	4.5V ≤ VCC < 5.5V, 93XX46C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A9	TPD	Data output delay time	1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	200 250 400	ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A10	Tcz	Data output disable time	M.W.	100 200	ns	4.5V ≤ VCC < 5.5V, (Note 1) 1.8V ≤ VCC < 4.5V, (Note 1)
A11	Tsv	Status valid time	WWW	200 300 500	ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A12	Twc	Program cycle time	MM	600	ms	Erase/Write mode (AA and LC versions)
A13	Twc	In COM.	-W	2	ms	Erase/Write mode (93C versions)
A14	TEC	1.100 COM.1		6	ms	ERAL mode, 4.5V ≤ VCC ≤ 5.5V
A15	TWL	N.1001. COM.11		15	ms	WRAL mode, 4.5V ≤ Vcc ≤ 5.5V
A16	- 1/1/1/	Endurance	1M	N 1	cycles	25°C, Vcc = 5.0V, (Note 2)

Note 1: This parameter is periodically sampled and not 100% tested.

2: This application is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which may be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: SYNCHRONOUS DATA TIMING




TABLE 1-3: INSTRUCTION SET FOR X 16 ORGANIZATION (93XX46B OR 93XX46C WITH ORG = 1)

Instruction	SB	Opcode	WY	/ VV	Add	ress		TW	Data In	Data Out	Req. CLK Cycles
ERASE	1	11	A5	A4	A3	A2	A1	A0	_ 1	(RDY/BSY)	9
ERAL	1	00	1	0	Х	X	Х	Х	N	(RDY/BSY)	9
EWDS		00	0	0	Х	Х	X	Х	W -	High-Z	Y.C. 9
EWEN	, 10	00	1	1	X	Х	X	Х		High-Z	CO 9
READ	1	10	A5	A4	A3	A2	A1	A0	, Y	D15 - D0	25
WRITE	1	01	A5	A4	А3	A2	A1	A0	D15 - D0	(RDY/BSY)	25
WRAL	001	00	0	1	Х	Х	X	Х	D15 - D0	(RDY/BSY)	25

TABLE 1-4: INSTRUCTION SET FOR X 8 ORGANIZATION (93XX46A OR 93XX46C WITH ORG = 0)

Instruction	SB	Opcode			Α	ddre	ss	To	N.	Data In	Data Out	Req. CLK Cycles
ERASE	N-100		A6	A5	A4	А3	A2	A1	A0	COM	(RDY/BSY)	10
ERAL	111	00	1	0	Х	Х	X	X	Х	$^{\Lambda,C}\overline{\sigma}_{Mr}$	(RDY/BSY)	10 y.CO
EWDS	1	00	0	0	Х	Х	Х	X	Х	TOM.	High-Z	10 CC
EWEN	1	00	1	1	Х	Х	Х	Х	X	$0 \times \frac{CON}{CON}$	High-Z	10
READ	1	10	A6	A5	A4	А3	A2	A1	A0	007:0	D7 - D0	18
WRITE	1	01	A6	A5	A4	А3	A2	A1	A0	D7 - D0	(RDY/BSY)	18
WRAL	1	00	0	1	Х	Х	Х	X	Х	D7 - D0	(RDY/BSY)	18

#### 2.0 FUNCTIONAL DESCRIPTION

When the ORG pin (93XX46C) is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device, or when checking the Ready/Busy status during a programming operation. The Ready/Busy status can be verified during an erase/write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

#### 2.1 Start Condition

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in.

Note: When preparing to transmit an instruction, either the CLK or DI signal levels must be at a logic low as CS is toggled active high.

### 2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation if A0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin. In order to limit this current, a resistor should be connected between DI and DO.

#### 2.3 Data Protection


All modes of operation are inhibited when Vcc is below a typical voltage of 1.5V for '93AA' and '93LC' devices or 3.8V for '93C' devices.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

Note: For added protection, an EWDS command should be performed after every write operation and an external 10 k $\Omega$  pull-down protection resistor should be added to the CS pin.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

### **Block Diagram**




#### 2.4 Erase

The ERASE instruction forces all data bits of the specified address to the logical '1' state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle, except on '93C' devices where the rising edge of CLK before the last address bit initiates the write cycle.


The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TcsL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.

Note: After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 2-1: ERASE TIMING FOR 93AA AND 93LC DEVICES



#### FIGURE 2-2: ERASE TIMING FOR 93C DEVICES



### 2.5 Erase All (ERAL)


The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the erase cycle, except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS, except on '93C' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL).


Note: After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be ≥4.5V for proper operation of ERAL.

FIGURE 2-3: ERAL TIMING FOR 93AA AND 93LC DEVICES








# 2.6 Erase/Write Disable and Enable (EWDS/EWEN)

The 93XX46A/B/C powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains


enabled until an EWDS instruction is executed or Vcc is removed from the device.

To protect against accidental data disturbance, the EWDS instruction can be used to disable all erase/write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.





#### FIGURE 2-6: EWEN TIMING




### 2.7 Read

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (if ORG pin is low or A-version devices) or 16-bit (if ORG pin is high or B-version devices) output string.

The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

#### FIGURE 2-7: READ TIMING



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw


#### 2.8 Write

The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data, which are written into the specified address. For 93AA46A/B/C and 93LC46A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C46A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit.


The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (Tcsl). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

Note: After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 2-8: WRITE TIMING FOR 93AA AND 93LC DEVICES



### FIGURE 2-9: WRITE TIMING FOR 93C DEVICES



### 2.9 Write All (WRAL)


The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. For 93AA46A/B/C and 93LC46A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C46A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TcsL).


Note: After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be ≥4.5V for proper operation of WRAL.

### FIGURE 2-10: WRAL TIMING FOR 93AA AND 93LC DEVICES



#### FIGURE 2-11: WRAL TIMING FOR 93C DEVICES



### 3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN DESCRIPTIONS

Name	SOIC/PDIP/ MSOP/ TSSOP/DFN	SOT-23	Rotated SOIC	Function
CS	111.10	5	3	Chip Select
CLK	2	4	4	Serial Clock
DI	3	3	5	Data In
DO	4	1007.4	6	Data Out
Vss	5	2	7 7	Ground
ORG/NC	6	W.1007.CO	M.TW8	Organization/93XX46C No Internal Connection/93XX46A/B
NC	7	1007.0	M.T.1	No Internal Connection
Vcc	N 8 W	6	2	Power Supply

### 3.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle that is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (TCSL) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

### 3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to clock high time (TCKH) and clock low time (TCKL). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a "don't care" if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed write (i.e., auto erase/write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. CLK and DI then become "don't care" inputs waiting for a new Start condition to be detected.

### 3.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

### 3.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides Ready/Busy status information during erase and write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select low time (TCSL) and an erase or write operation has been initiated.

The Status signal is not available on DO if CS is held low during the entire erase or write cycle. In this case, DO is in the High-Z mode. If status is checked after the erase/write cycle, the data line will be high to indicate the device is ready.

**Note:** After a programming cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

### 3.5 Organization (ORG)

When the ORG pin is connected to Vcc or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to Vss or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

93XX46A devices are always (x8) organization and 93XX46B devices are always (x16) organization.


### 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information





Example:




6-Lead SOT-23



Example:




8-Lead PDIP




Example:





. NOV.



8-Lead TSSOP

NNN



Example:



8-Lead 2x3 DFN



Example:



WWW.100Y.C

	W.100Y.Co		1st Line Mar	king Codes				
Part Number	TOCOD	MCOD	so	T-23	DI	DFN		
	TSSOP	MSOP	I Temp.	E Temp.	I Temp.	E Temp		
93AA46A	A46A	3A46AT	1BNN	1.100 x.	301	_		
93AA46B	A46B	3A46BT	1LNN	1007	311	_		
93AA46C	A46C	3A46CT	- WW	A. T.Co	321	_		
93LC46A	L46A	3L46AT	1ENN	1FNN	304	305		
93LC46B	L46B	3L46BT	1PNN	1RNN	314	315		
93LC46C	L46C	3L46CT	_	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	324	325		
93C46A	C46A	3C46AT	1HNN	1JNN	307	308		
93C46B	C46B	3C46BT	1TNN	1UNN	317	318		
93C46C	C46C	3C46CT	- TVT	MATA	327	328		

Note: T = Temperature grade (I, E)

WWW.100Y.CO

WWW.100Y.COM.TV

WWW.100Y.CC

NN = Alphanumeric traceability code

Legend: XXX	Part number or part number code
T.	Temperature (I, E)
Y	Year code (last digit of calendar year)
YYN	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code (2 characters for small packages)
(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

Note: For very small packages with no room for the Pb-free JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. WWW.100Y.COM.TW


WWW.100Y.COM. 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TV Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

### 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



CONCIL	Units	MILLIMETERS			
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	N	CO	8	MM	
Pitch	е	COM.	0.65 BSC	TIWW.	
Overall Height	A	Mor	_	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	TIV	0.15	
Overall Width	EI.	00	4.90 BSC	-13	
Molded Package Width	E1	1001	3.00 BSC	Al.	
Overall Length	D	. ON I.Cu	3.00 BSC	W	
Foot Length	L	0.40	0.60	0.80	
Footprint	L1	x1 100 x.	0.95 REF		
Foot Angle	ф	0°	- TW	8°	
Lead Thickness	С	0.08	$CO_{\overline{A}_{P}}$	0.23	
Lead Width	b	0.22	COM!	0.40	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

# 6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ON TW	Units	N.C	MILLIMETERS			
To COMP.	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N.	CO!	6			
Pitch	е	001.	0.95 BSC	Al .		
Outside Lead Pitch	e1	. any.Co	1.90 BSC	MM		
Overall Height	Α	0.90	OM	1.45		
Molded Package Thickness	A2	0.89	OM-II	1.30		
Standoff	A1	0.00	WIT	0.15		
Overall Width	s Envi	2.20	COL	3.20		
Molded Package Width	E1	1.30	CO-11.1	1.80		
Overall Length	D	2.70	T.V.=	3.10		
Foot Length	CVI L	0.10	V.Co.	0.60		
Footprint	L1	0.35	COM	0.80		
Foot Angle	ф	0°	$M_{\mathcal{F}}$	30°		
Lead Thickness	C C	0.08	OUX-CO.	0.26		
Lead Width	b	0.20	· CO	0.51		

#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



A'C TIM	Units	INCHES			
Dimensi	on Limits	MIN NOM MA			
Number of Pins	N	$CO_{Mr}$	8 .	MAN	
Pitch	е	COM	.100 BSC	W.	
Top to Seating Plane	A	- 11	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	<u> </u>	TVV	
Shoulder to Shoulder Width	E 1	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	W L	.115	.130	.150	
Lead Thickness	C	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-100	TIME	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



COMP.	MILLIMETERS				
Dimensi	on Limits	MIN NOM MA			
Number of Pins	N	· oW.	8	111	
Pitch	е		1.27 BSC	MM	
Overall Height	A	<1 COM.		1.75	
Molded Package Thickness	A2	1.25	1.1.		
Standoff §	A1	0.10	TIM	0.25	
Overall Width	NE.	and CO	6.00 BSC	WW	
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (optional)	h	0.25	WITE	0.50	
Foot Length	L	0.40	CONF	1.27	
Footprint	L1	41.100 r	1.04 REF		
Foot Angle	ф	0°	TIT'	8°	
Lead Thickness	С	0.17	A.Co	0.25	
Lead Width	b	0.31	COM	0.51	
Mold Draft Angle Top	α	5°	10 X M	15°	
Mold Draft Angle Bottom	β	5°	ON COS	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

N. COM	Units	MILLIMETERS			
Dimensio	n Limits	MIN NOM MAX			
Contact Pitch	E	1.27 BSC		1.11	
Contact Pad Spacing	С	MAN	5.40	TVI.	
Contact Pad Width (X8)	X1	TIW.	01	0.60	
Contact Pad Length (X8)	Y1	MAN.	1007.	1.55	

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

WWW.100Y.C

Microchip Technology Drawing No. C04-2057A

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



CONF		1 COF				
	Units		MILLIMETERS			
Di Di	mension Limits	n Limits MIN NOM				
Number of Pins	N	ost COD	8	WWW		
Pitch	e 0.6			41		
Overall Height	A	100	TIN	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	DM-	0.15		
Overall Width	NE.	41 100 X.	6.40 BSC	44		
Molded Package Width	E1	4.30	4.40	4.50		
Molded Package Length	D	2.90	3.00	3.10		
Foot Length	- Eu	0.45	0.60	0.75		
Footprint	N L1	111	1.00 REF	W		
Foot Angle	ф	0°	A COMP	8°		
Lead Thickness	С	0.09	NO Z	0.20		
Lead Width	b	0.19	1001	0.30		

#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

WWW.100Y.C

Microchip Technology Drawing C04-086B

### 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



r. With	Units	MILLIMETERS			
M.Co. TN	Dimension Limits	MIN	NOM	MAX	
Number of Pins	No.	CON 8		MM Mr.	
Pitch	е	COM	0.50 BSC	TWW.	
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	~ COI	0.20 REF	THE STATE OF THE S	
Overall Length	D	M 2.	2.00 BSC		
Overall Width	W.E.	001.00	3.00 BSC	MA	
Exposed Pad Length	D2	1.30		1.55	
Exposed Pad Width	E2	1.50	OM-7	1.75	
Contact Width	b	0.20	0.25	0.30	
Contact Length	N LIN	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	$CO_{\overline{M}_{F}}$		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

### 8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

N.M. TOOK COM LAN	Units	N N	//////////////////////////////////////	S
Dimens	ion Limits	MIN	NOM	MAX
Contact Pitch	E	MA.	0.50 BSC	- 1/1
Optional Center Pad Width	W2	- 11/1	W.F	1.45
Optional Center Pad Length	T2	77	TAN 100	1.75
Contact Pad Spacing	C1	11/1	2.90	1.00
Contact Pad Width (X8)	X1	_ <1	WW.I	0.30
Contact Pad Length (X8)	Y1	11	10'	0.75
Distance Between Pads	G	0.20		M.C

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

WWW.100Y.C

Microchip Technology Drawing No. C04-2123A

力 材 料 886-3-5753170

Http://www.100y.com.tw

### APPENDIX A: REVISION HISTORY

#### Revision D

Corrections to Section 1.0, Electrical Characteristics. Section 4.1, 6-Lead SOT-23 package to OT.

#### **Revision E**

Added DFN package.

#### **Revision F**

Added notes throughout.

#### **Revision G (5/2008)**

Revised Figures 2-1 through 2-4 and Figures 2-8 through 2-11; Revised Package Marking Information; Replaced Package Drawings; Revised Product ID section.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CC

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device:	93AA 93AA 93LC	46B: 46C: 46A:	1K 1.8V Microwire Serial EEPROM 1K 1.8V Microwire Serial EEPROM 1K 1.8V Microwire Serial EEPROM w/ORG 1K 2.5V Microwire Serial EEPROM 1K 2.5V Microwire Serial EEPROM	b) c) d)	93AA46B-I/MS: 1K, 64x16 Serial EEPROM, MSOP package, 1.8V 93AA46AT-I/OT: 1K, 128x8 Serial EEPROM, SOT-23 package, tape and reel, 1.8V 93AA46CT-I/MS: 1K, 128x8 or 16x16 Serial EEPROM, MSOP package, tape and reel, 1.8V
	93LC4 93C46 93C46	6A: 6B:	1K 2.5V Microwire Serial EEPROM w/ORG  1K 5.0V Microwire Serial EEPROM 1K 5.0V Microwire Serial EEPROM 1K 5.0V Microwire Serial EEPROM w/ORG	a) b) c)	93LC46A-I/MS: 1K, 128x8 Serial EEPROM, MSOP package, 2.5V 93LC46BT-I/OT: 1K, 64x16 Serial EEPROM, SOT-23 package, tape and reel, 2.5V 93LC46B-I/MS: 1K, 64x16 Serial EEPROM,
Pinout:	Blank X	=	Standard pinout Rotated pinout	a)	MSOP package, 2.5V 93C46B-I/MS: 1K, 64x16 Serial EEPROM, MSOP package, 5.0V
Tape & Reel:	Blank T	=	Standard packaging Tape & Reel	b) c)	93C46C-I/MS: 1K, 128x8 or 16x16 Serial EEPROM, MSOP package, 5.0V 93C46AT-I/OT: 1K, 128x8 Serial EEPROM, SOT-23 package, tape and reel, 5.0V
Temperature Range:	TIN E	=	-40°C to +85°C -40°C to +125°C		
Package:	MS OT P SN ST MC		Plastic MSOP (Micro Small outline, 8-lead) SOT-23, 6-lead (Tape & Reel only) Plastic DIP (300 mil body), 8-lead Plastic SOIC (150 mil body), 8-lead TSSOP, 8-lead 2x3 DFN, 8-lead		
N.100 2	coN	1.1	NAMA TO COM.	1	MMM. TO COM.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.CO

WWW.100Y.CC