PMC

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Pm39LV512 / Pm39LV010 / Pm39LV020 / Pm39LV040 512 Kbit / 1Mbit / 2Mbit / 4Mbit 3.0 Volt-only CMOS Flash Memory

FEATURES

Single Power Supply Operation

- Low voltage range: 2.7 V - 3.6 V

Memory Organization

- Pm39LV512: 64K x 8 (512 Kbit)

- Pm39LV010: 128K x 8 (1 Mbit)

- Pm39LV020: 256K x 8 (2 Mbit)

- Pm39LV040: 512K x 8 (4 Mbit)

• High Performance Read

- 55/70 ns access time

Cost Effective Sector/Block Architecture

- Uniform 4 Kbyte sectors

 Uniform 64 Kbyte blocks (sector group - except Pm39LV512)

Data# Polling and Toggle Bit Features

Hardware Data Protection

Automatic Erase and Byte Program

- Build-in automatic program verification
- Typical 16 µs/byte programming time
- Typical 55 ms sector/block/chip erase time

Low Power Consumption

- Typical 4 mA active read current
- Typical 8 mA program/erase current
- Typical 0.1 µA CMOS standby current

• High Product Endurance

- Guarantee 100,000 program/erase cycles per single sector (preliminary)
- Minimum 20 years data retention

Industrial Standard Pin-out and Packaging

- 32-pin (8 mm x 14 mm) VSOP
- 32-pin PLCC
- Optional lead-free (Pb-free) package

GENERAL DESCRIPTION


The Pm39LV512/010/020/040 are 512 Kbit/1 Mbit/2 Mbit/4 Mbit 3.0 Volt-only Flash Memories. These devices are designed to use a single low voltage, range from 2.7 Volt to 3.6 Volt, power supply to perform read, erase and program operations. The 12.0 Volt $V_{\rm pp}$ power supply for program and erase operations are not required. The devices can be programmed in standard EPROM programmers as well.


The memory array of Pm39LV512 is divided into uniform 4 Kbyte sectors for data or code storage. The memory arrays of Pm39LV010/020/040 are divided into uniform 4 Kbyte sectors or uniform 64 Kbyte blocks (sector group-consists of sixteen adjacent sectors). The sector or block erase feature allows users to flexibly erase a memory area as small as 4 Kbyte or as large as 64 Kbyte by one single erase operation without affecting the data in others. The chip erase feature allows the whole memory array to be erased in one single erase operation. The devices can be programmed on a byte-by-byte basis after performing the erase operation.


The devices have a standard microprocessor interface as well as a JEDEC standard pin-out/command set. The program operation is executed by issuing the program command code into command register. The internal control logic automatically handles the programming voltage ramp-up and timing. The erase operation is executed by issuing the chip erase, block, or sector erase command code into command register. The internal control logic automatically handles the erase voltage ramp-up and timing. The preprogramming on the array which has not been programmed is not required before an erase operation. The devices offer Data# Polling and Toggle Bit functions, the progress or completion of program and erase operations can be detected by reading the Data# Polling on I/O7 or the Toggle Bit on I/O6.

The Pm39LV512/010/020/040 are manufactured on PMC's advanced nonvolatile CMOS technology, P-FLASH™. The devices are offered in 32-pin VSOP and PLCC packages with access time of 55 and 70 ns.

CONNECTION DIAGRAMS







Part Number	tacc (ns)	Package	Temperature Rang
Pm39LV512-70JCE	WWW.1	OOY.COM.TV	MM 100X COM
°m39LV512-70JC	70.00	32J	Commercial (0°C to +70°C)
Pm39LV512-70VCE	70	32V	
Pm39LV512-70VC	N WW		
m39LV010-70JCE	TW WY	100 Y CO	
°m39LV010-70JC	70	32J	
Pm39LV010-70VCE		32V	
Pm39LV010-70VC			
m39LV020-70JCE	COMTA	32J	
m39LV020-70JC	COMTO		
m39LV020-70VCE	70 V	201	
m39LV020-70VC	ON COM.	32V	
m39LV040-70JCE	100Y.CONI.TV	WWW	
m39LV040-70JC	700 X T	32J	W.100Y.COM.TW
m39LV040-70VCE	VIOONIOON	32V	WW.100Y.COM.TW
m39LV040-70VC	NN:100x.COM	32 V	VWW.100

PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTION
A0 - A _{MS} ⁽¹⁾	INPUT	Address Inputs: For memory addresses input. Addresses are internally latched on the falling edge of WE# during a write cycle.
CE#	INPUT	Chip Enable: CE# goes low activates the device's internal circuitries for device operation. CE# goes high deselects the device and switches into standby mode to reduce the power consumption.
WE#	INPUT	Write Enable: Activate the device for write operation. WE# is active low.
OE#	INPUT (Output Enable: Control the device's output buffers during a read cycle. OE# is active low.
VO0 - VO7	INPUT/ OUTPUT	Data Inputs/Outputs: Input command/data during a write cycle or output dat during a read cycle. The I/O pins float to tri-state when OE# are disabled.
V _{cc}	M.TW	Device Power Supply
GND	CONTA	Ground
NC NC	COMITY	No Connection

A_{MS} is the most significant address where A_{MS} = A15 for Pm39LV512, A16 for Pm39LV010, A17 for WWW.100Y.COM.TW WWW.1007 WWW.100X. WWW.100Y.COM.T Pm39LV020, and A18 for Pm39LV040. WWW.100Y.CO

WWW.100Y.COM.TW WW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.COM.


WWW.100

W 100Y.COM.TW

WWW.100Y.COM. 1

WWW.I

BLOCK DIAGRAM



DEVICE OPERATION

READ OPERATION

The access of Pm39LV512/010/020/040 are similar to EPROM. To read data, three control functions must be satisfied:

- \bullet CE# is the chip enable and should be pulled low ($V_{\rm IL}$).
- \bullet OE# is the output enable and should be pulled low (V_{II}).
- ullet WE# is the write enable and should remains high (V_{IH}).

PRODUCT IDENTIFICATION

The product identification mode can be used to identify the manufacturer and the device through hardware or software read ID operation. See Table 1 for PMC Manufacturer ID and Device ID. The hardware ID mode is activated by applying a 12.0 Volt on A9 pin, typically used by an external programmer for selecting the right programming algorithm for the devices. Refer to Table 2 for Bus Operation Modes. The software ID mode is activated by a three-bus-cycle command. See Table 3 for Software Command Definition.

BYTE PROGRAMMING

The programming is a four-bus-cycle operation and the data is programmed into the devices (to a logical "0") on a byte-by-byte basis. See Table 3 for Software Command Definition. A program operation is activated by writing the three-byte command sequence followed by program address and one byte of program data into the devices. The addresses are latched on the falling edge of WE# or CE# whichever occurs later, and the data are latched on the rising edge of WE# or CE# whichever occurs first. The internal control logic automatically handles the internal programming voltages and timing.

A data "0" can not be programmed back to a "1". Only erase operation can convert the "0"s to "1"s. The Data# Polling on I/O7 or Toggle Bit on I/O6 can be used to detect the progress or completion of a program cycle.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DEVICE OPERATION (CONTINUED)

CHIP ERASE

The entire memory array can be erased through a chip erase operation. Pre-programs the devices are not required prior to a chip erase operation. Chip erase starts immediately after a six-bus-cycle chip erase command sequence. All commands will be ignored once the chip erase operation has started. The devices will return to standby mode after the completion of chip erase.

SECTOR AND BLOCK ERASE

The memory array of Pm39LV512/010/020/040 are organized into uniform 4 Kbyte sectors. A sector erase operation allows to erase any individual sector without affecting the data in others. The memory array of Pm39LV010/020/040, excluding Pm39LV512, are also organized into uniform 64 Kbyte blocks (sector group-consists of sixteen adjacent sectors). A block erase operation allows to erase any individual block. The sector or block erase operation is similar to chip erase.

I/O7 DATA# POLLING

The Pm39LV512/010/020/040 provide a Data# Polling feature to indicate the progress or completion of a program and erase cycles. During a program cycle, an attempt to read the devices will result in the complement of the last loaded data on I/O7. Once the program operation is completed, the true data of the last loaded data is valid on all outputs. During a sector, block, or chip erase cycle, an attempt to read the device will result a "0" on I/O7. After the erase operation is completed, an attempt to read the device will result a "1" on I/O7.

I/O6 TOGGLE BIT

The Pm39LV512/010/020/040 also provide a Toggle Bit feature to detect the progress or completion of a program and erase cycles. During a program or erase cycle, an attempt to read data from the device will result a toggling between "1" and "0" on I/O6. When the program or erase operation is complete, I/O6 will stop toggling and valid data will be read. Toggle bit may be accessed at any time during a program or erase cycle.

HARDWARE DATA PROTECTION

Hardware data protection protects the devices from unintentional erase or program operation. It is performed in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8 V (typical), the write operation is inhibited. (b) Write inhibit: holding any of the signal OE# low, CE# high, or WE# high inhibits a write cycle. (c) Noise filter: pulses of less than 5 ns (typical) on the WE# or CE# input will not initiate a write operation.

Table 1. Product Identification

Product Identification	Data
Manufacturer ID	9Dh
Device ID:	OX COM:IA
Pm39LV512	1Bh
Pm39LV010	1Ch
Pm39LV020	3Dh
Pm39LV040	3Eh

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.CON.T

SECTOR/BLOCK ADDRESS TABLE

M.TW	Memory	Density	00X ^{CO}	Block (1)	Block Size (Kbytes)	Sector	Sector Size (Kbytes)	Address Rang
OM.TW	J	NW.	100 X.C.	OM.TW	MMA	Sector 0	4	00000h - 00FF
E40KF:4	W	WWW	N.100Y.	Block 0 (2)	64	Sector 1	4	01000h - 01FF
512Kbit	LM.	WW				M.: 100X	COM.TW	:
	TW	WV	NW.100	V.COM.T	N N	Sector 15	V CO41.1 W	0F000h - 0FFF
OV.CO	1 Mbit	N	WW.10	ON.COM.	TW	Sector 16	C4	10000h - 10FF
	MITW	2 Mbit	WWW.1	Block 1	N.T.W	Sector 17	001.4	11000h - 11FF
	com.T	N	WWW		64	NN	100X COM	.TW
	COM.T		4 Mbit		OM.TW	Sector 31	N.100 4y.CO	1F000h - 1FFF
	Y.COM	TW	W	Block 2	64	" 117	W. LUOY.CO	20000h - 2FFF
	ON.CON	W.T.W		Block 3	64	" 1	MM. "OOX.	30000h - 3FFF
	00Y.C	OWITH		Block 4	64	N "	MMA#1002	40000h - 4FFF
	100 × 100 × .C	$O^{M,1}$	N	Block 5	64	11	MM31.100	50000h - 5FFF
	W.100Y	CON.	W	Block 6	64	TVIII	MAIN'TO	60000h - 6FFF
	NW.100	A COM		Block 7	64.00		"WW.	70000h - 7FFF

Notes:

- 1. A Block is a 64 Kbyte sector group which consists of sixteen adjecent sectors of 4 Kbyte each.
- 2. Block erase feature is available for Pm39LV010/020/040 only. The chip erase command should be used to WWW.100X.COM. erase the Block 0 for the Pm39LV512. WWW.100Y.COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM. 1

OPERATING MODES

Table 2. Bus Operation Modes

Mode	CE#	OE#	WE#	ADDRESS	I/O	
Read	VL	COVE	V⊪	X (1)	D _{OUT}	
Write	VL	. CV _{IH}	VL	MANA X WY.COM	D _{IN}	
Standby	V _{IH}	X	XX	WWWX,007.CO	High Z	
Output Disable	X	VIH	X	X 100 X	High Z	
Product Identification	V _n V _n		OM.TW	$A2 - A_{MS}^{(2)} = X, A9 = V_{H}^{(3)}, A1 = V_{L}, A0 = V_{L}$	Manufacturer ID Device ID	
Hardware			COAH.	$A2 - A_{MS}^{(2)} = X, A9 = V_{H}^{(3)}, A1 = V_{IL}, A0 = V_{IH}$		

Notes:

- 1. X can be V_{IL} , V_{IH} or addresses.
- A_{MS} = Most significant address;
 A_{MS} = A15 for Pm39LV512, A16 for Pm39LV010, A17 for Pm39LV020, and A18 for Pm39LV040.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}.$

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

COMMAND DEFINITION

Table 3. Software Command Definition

Command Sequence	Bus Cycle	1st Bus Cycle Addr Data	2nd Bus Cycle Addr Data	3rd Bus Cycle Addr Data	4th Bus Cycle Addr Data	5th Bus Cylce Addr Data	6th Bus Cycle Addr Data
Read	1001X.C	Addr D _{OUT}	MMM	100Y.COP	M.TW	WWW	OX.CO.
Chip Erase	6	555h AAh	2AAh 55h	555h 80h	555h AAh	2AAh 55h	555h 10h
Sector Erase	6	555h AAh	2AAh 55h	555h 80h	555h AAh	2AAh 55h	SA ⁽¹⁾ 30h
Block Erase	6	555h AAh	2AAh 55h	555h 80h	555h AAh	2AAh 55h	BA ⁽²⁾ 50h
Byte Program	4	555h AAh	2AAh 55h	555h A0h	Addr D _{IN}	W.	M.100 r.
Product ID Entry	3	555h AAh	2AAh 55h	555h 90h	COMI	N W	M. Ino
Product ID Exit (3)	3	555h AAh	2AAh 55h	555h F0h	OV.COM.	W V	MANTOO
Product ID Exit (3)	1	XXXh F0h	W. TW	MMM'r	LON.COM.	TW .	WWW.IOO


Notes:

- 1. SA = Sector address of the sector to be erased.
- 2. BA = Block address of the block to be erased.
- 3. Either one of the Product ID Exit command can be used.

WWW.100Y.COM.


DEVICE OPERATIONS FLOWCHARTS

AUTOMATIC PROGRAMMING



DEVICE OPERATIONS FLOWCHARTS (CONTINUED)

AUTOMATIC ERASE





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

CHIP ERASE COMMAND

SECTOR ERASE COMMAND

BLOCK ERASE COMMAND









Chart 2. Automatic Erase Flowchart

DEVICE OPERATIONS FLOWCHARTS (CONTINUED)

SOFTWARE PRODUCT IDENTIFICATION ENTRY

SOFTWARE PRODUCT IDENTIFICATION EXIT



Notes:

- 1. The device will enter Product Identification mode after excuting the Product ID Entry command.
- 2. Under Product Identification mode, the Manufacturer ID and Device ID of devices can be read at address X0000h and X0001h where X = Don't Care.
- 3. The device returns to standby operation.

Chart 3. Software Product Identification Entry/Exit Flowchart

WWW.100Y.COM. WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw WWW.100Y.COM.TW

WWW.100Y.

ABSOLUTE MAXIMUM RATINGS (1)

Temperature Under Bias		-65°C to +125°C	
Storage Temperature	-65°C to +125°C		
OW.	Standard Package	240°C 3 Seconds	
Surface Mount Lead Soldering Temperature Lead-free Package		260°C 3 Seconds	
Input Voltage with Respect to Ground on All Pins	except A9 pin (2)	-0.5 V to V _{CC} + 0.5 V	
Input Voltage with Respect to Ground on A9 pin	(3)	-0.5 V to +13.0 V	
All Output Voltage with Respect to Ground	-0.5 V to V _{CC} + 0.5 V		
V _{CC} (2)	-0.5 V to +6.0 V		

Notes:

- Stresses under those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device or any other conditions under those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affected device reliability.
- 2. Maximum DC voltage on input or I/O pins are $V_{CC} + 0.5$ V. During voltage transitioning period, input or I/O pins may overshoot to $V_{CC} + 2.0$ V for a period of time up to 20 ns. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitioning period, input or I/O pins may undershoot GND to -2.0 V for a period of time up to 20 ns.
- 3. Maximum DC voltage on A9 pin is +13.0 V. During voltage transitioning period, A9 pin may overshoot to +14.0 V for a period of time up to 20 ns. Minimum DC voltage on A9 pin is -0.5 V. During voltage transitioning period, A9 pin may undershoot GND to -2.0 V for a period of time up to 20 ns.

DC AND AC OPERATING RANGE

Part Number	Pm39LV512/010/020/040
Operating Temperature	0°C to 70°C
Vcc Power Supply	2.7 V - 3.6 V

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

DC CHARACTERISTICS

Symbol	Parameter	Condition	Min	Тур	Max	Units
W.TW	Input Load Current	V_{IN} = 0 V to V_{CC}	COM.I	N	1	μΑ
I _{LO}	Output Leakage Current	$V_{VO} = 0 \text{ V to } V_{CC}$	OX.COM.	LM.	1	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	CE#, OE# = $V_{CC} \pm 0.3 \text{ V}$	TOON CON	0.1	5	μΑ
I _{SB2}	V _{CC} Standby Current TTL	CE# = V _{IH} to V _{CC}	100 Y.CO	0.05	3	mA
l _{CC1}	V _{CC} Active Read Current	$f = 5 \text{ MHz}; I_{QUT} = 0 \text{ mA}$	N.Tuo.X.Co	4	15	mA
I _{CC2} (1)	V _{CC} Program/Erase Current	L.COM.TW WY	W.100Y.C	8	20	mA
V _{IL}	Input Low Voltage	OY.COM.TW W	-0.5	COM	0.8	V
V _{IH}	Input High Voltage	OOX.COM.TW	0.7 V _{CC}	V.COM	$V_{CC} + 0.3$	>
V_{α}	Output Low Voltage	$I_{CL} = 2.1 \text{ mA}; V_{CC} = V_{CC}$ min	NAMA'TO	ON.CO	0.45	V
V _{OH}	Output High Voltage	I_{CH} = -100 μ A; V_{CC} = V_{CC} min	V _{CC} - 0.2	100Y.C	ON.TW	V

Note: 1. Characterized but not 100% tested.


AC CHARACTERISTICS

READ OPERATIONS CHARACTERISTICS


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Symbol	Parameter	Pm39L Pm39L	V512-55 V010-55 V020-55 V040-55	Pm39l Pm39l Pm39l Pm39l	Units	
	NWW.100Y.COM.TW	Min	Max	Min	Max	MY.COM
t _{RC}	Read Cycle Time	55	100 X.COM	70	MMM.	ns
t _{ACC}	Address to Output Delay	MMM	55	WIW	70	ns
t _{CE}	CE# to Output Delay	MAN	55	OM.TW	70	ns
t _{OE}	OE# to Output Delay	-X1X	30	OMITY	35	ns
t _{DF}	CE# or OE# to Output High Z	0	15	COO	25	ns
t _{OH}	Output Hold from OE#, CE# or Address, whichever occured first	N 0	M.M. 100.	V.COM.T	N v	ns
t _{VCS}	V _{CC} Set-up Time	50	MMMTo	50	TW	μs

READ OPERATIONS AC WAVEFORMS




OUTPUT TEST LOAD



PIN CAPACITANCE ($f = 1 \text{ MHz}, T = 25^{\circ}\text{C}$)

INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

	Тур	Max	Units	Conditions
C _{IN}	4	OY.C6	pF	V _{IN} = 0 V
Сол	8	12	N pF W	V _{OUT} = 0 V

WRITE (PROGRAM/ERASE) OPERATIONS CHARACTERISTICS

Symbol	Parameter	Pm39L Pm39L	V512-55 V010-55 V020-55 V040-55	Pm39L Pm39L Pm39L Pm39L	Units	
OM.TV	M. M.M. TOOK COW'T	Min	Max	Min	√ Max	
t _{WC}	Write Cycle Time	55	WWW.	70	LA	ns
t _{AS}	Address Set-up Time	TWO	WWW	00 0	TW	ns
t _{AH}	Address Hold Time	30	M.M.	30	M.T.W	ns
t _{CS}	CE# and WE# Set-up Time	0	W	0	M.I.	ns
t _{CH}	CE# and WE# Hold Time	0 0	WV	0	OM	ns
t _{OEH}	OE# High Hold Time	10	W	10	COMITY	ns
t _{DS}	Data Set-up Time	40	N V	40	I.COM.TY	ns
t _{DH}	Data Hold Time	0	W.	0,10	N.COM.T	ns
t _{WP}	Write Pulse Width	35	IM	35	OY.COM	ns
t _{WPH}	Write Pulse Width High	20	LIN	20	TOD Y. COM	ns
t _{BP}	Byte Programming Time	100 x.	30	WWW	30	μs
t _{EC}	Chip or Block Erase Time	Jon Y.C.	100	WW	100	ms
t _{VCS}	V _{CC} Set-up Time	50	OM	50	W. 1007.C	μs


PROGRAM OPERATIONS AC WAVEFORMS - WE# CONTROLLED



胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

PROGRAM OPERATIONS AC WAVEFORMS - CE# CONTROLLED




CHIP ERASE OPERATIONS AC WAVEFORMS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




SECTOR OR BLOCK ERASE OPERATIONS AC WAVEFORMS



TOGGLE BIT AC WAVEFORMS

特力材料886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW




Note: Toggling CE#, OE#, or both OE# and CE# will operate Toggle Bit.

N.100Y.COM.TW

DATA# POLLING AC WAVEFORMS

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Note: Toggling CE#, OE#, or both OE# and CE# will operate Data# Polling. WWW.100Y.COM.T

PROGRAM/ERASE PERFORMANCE

Parameter	Unit	Тур	Max	Remarks
Sector Erase Time	ms	55	100	From writing erase command to erase completion
Block Erase Time	ms	55	100	From writing erase command to erase completion
Chip Erase Time	ms	55	100	From writing erase command to erase completion
Byte Programming Time	μs	16	30	Excludes the time of four-cycle program command execution

RELIABILITY CHARACTERISTICS (1)


Note: These parameters are characterized but not 100% tested.								
RELIABILITY CHARACTERISTICS (1)								
Parameter	Min	Тур	Unit	Test Method				
Endurance	100,000 (2)	WWW.10	Cycles	JEDEC Standard A117				
Data Retention	20	WWW.	Years	JEDEC Standard A103				
ESD - Human Body Model	2,000	MAIN	Volts	JEDEC Standard A114				
ESD - Machine Model	200	MM	Volts	JEDEC Standard A115				
Latch-Up	100 + I _{CC1}	M M	mA	JEDEC Standard 78				

1. These parameters are characterized but not 100% tested. Note:


2. Preliminary specification only and will be formalized after cycling qualification test.

PACKAGE TYPE INFORMATION

32J
32-Pin Plastic Leaded Chip Carrier Dimensions in Inches (Millimeters)



32V 32-Pin Thin Small Outline Package (VSOP - 8 mm x 14 mm)(measure in millimeters)



REVISION HISTORY

Date Revision		Description of Changes	Page No	
May, 2003	1.0	Preliminary Information	All	
September, 2003	1.100	Updated program description and formal release	5	
COM.TW	M. 100	Added Lead-free package option	1, 3, 12	
December, 2003	1.2	Added Lead-free package option Upgraded guranteed program/erase cycles from	1, 18	
	WWW.1	Revised output test load as 30 pF for all speed	14	
	MMM	Revised package dimension information	19	

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100X.COM

COM.TW

WW.100Y.COM.TW

WWW.I

WI.MO