Document Title

256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).

itial release with urrent modify Delete 15ns spe Change Icc for I Item	ed bin. ndustrial mode	Previous	WWW.I	June. 8. 2001 September. 9. 2001 December. 18. 2001	Preliminary Preliminary Preliminary
Delete 15ns spe Change Icc for I Item	ndustrial mode		WWW.I		
Change Icc for I	ndustrial mode		WW.		
Item	1007.0		· W.		
		Previous		- TCU	
ICC(Industrial)		_ / / / /	Current	100Y.	
	10ns	85mA	75mA	COM	
	12ns	75mA	65mA	21 100 r. COM: 1.	
Final datashing	N.V.			. 1007	<u> </u>
		antoriotica and timin	a dioarom	June. 19. 2002	Final
Delete UB,LB re	leated AC chai	acteristics and timin	ig diagram.		
Delete 12ns spe	ed bin.			July. 8. 2002	Final
Add the Lead Fr	ee Package tvi	oe. Y. COM		July 26, 2004	Final
	Delete UB, LB re	Delete 12ns speed bin.	Delete UB, LB releated AC characteristics and timin	Delete UB, LB releated AC characteristics and timing diagram. Delete 12ns speed bin.	Delete UB, LB releated AC characteristics and timing diagram. Delete 12ns speed bin. July. 8. 2002

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



WWW.100Y.COM.TW OOY.COM.TW K6R1004C1D **CMOS SRAM**

1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	
25017 74	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K: 32-SOJ(LF)	L.N.
WT	K6R1008C1D-J(K,T,U)C(I) 10	TW 5	10	J : 32-SOJ K : 32-SOJ(LF)	C : Commercial Temperature
128K x8	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)	,Normal Power Range I : Industrial Temperature
OM.T	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	,Normal Power Range
64K x16	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	OM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 Http://www. 100y. com. tw

WWW.100Y.COM.

WWW.100



WW.100Y.COM.TW

WWW

COM.TW

WWW.100Y.COM.TW

W.100Y.COM.TW

K6R1004C1D

CMOS SRAM

256K x 4 Bit (with OE) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10ns(Max.)
- Power Dissipation

Standby (TTL) : 20mA(Max.)

(CMOS): 5mA(Max.)

Operating K6R1004C1D-10: 65mA(Max.)

- Single 5.0V±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration :

K6R1004C1C-J: 32-SOJ-400


K6R1004C1C-K: 32-SOJ-400(Lead-Free)

Operating in Commercial and Industrial Temperature range.


GENERAL DESCRIPTION

The K6R1004C1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004C1D uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004C1D is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parar	neter	Symbol	Rating	Unit
/oltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	M.Ing. COM.	Pd	A COM	W
Storage Temperature	W.1001. COM.T	Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	W - WV	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	TX - XX	0.8	V

^{*} $V_{IL}(Min) = -2.0V$ a.c (Pulse Width $\leq 8ns$) for $1 \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	ons	TAIL Y	Min	Max	Unit
Input Leakage Current	TILI	Vin=Vss to Vcc	TW	M. A.	-2	2	μА
Output Leakage Current	lLO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC	1.TW	WW	-2	2	μА
Operating Current	lcc	Min. Cycle, 100% Duty	Com.	10ns	- V.	65	mA
WWW. TOOX.CO		MA TOOX.CC	Ind.	10ns		75	
Standby Current	ISB	Min. Cycle, CS=Vін	UFTW	4	MAR	20	mA
MMM.1007	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V	COM.TV	V	WW	5	
Output Low Voltage Level	Vol	IoL=8mA	CU-MI	N	17/1	0.4	V
Output High Voltage Level	Voн	IOH=-4mA			2.4	NN.	V.

^{*} The above parameters are also guaranteed at industrial temperature range.

WWW.100Y.C

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	1007.	8	pF
Input Capacitance	CIN	VIN=0V	TOUX-CO.	6	pF

^{*} Capacitance is sampled and not 100% tested.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw




^{**} VIH(Max) = Vcc + 2.0V a.c (Pulse Width \leq 8ns) for I \leq 20mA.

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS

Input Pulse Levels	0V to 3V
put Rise and Fall Times	3ns
nput and Output timing Reference Levels	1.5V
Output Loads	See below

WWW.100Y.COM.TW Output Loads(A)



Output Loads(B) for thz, tLz, tWHz, tOW, tOLZ & tOHZ



WWW.100Y.COM.TW * Capacitive Load consists of all components of the test environment.

WWW.	Symbol	K6R1004	IC1D-10	131.100 1
Parameter	Syllibol	Min	Max	Unit CO
Read Cycle Time	trc	10	ON TW	ns
Address Access Time	tAA	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10	ns
Chip Select to Output	tco	M 111100 -	10	ns
Output Enable to Valid Output	toe	W-W 1001	5	ns
Chip Enable to Low-Z Output	tLZ	3	Y.Com	ns
Output Enable to Low-Z Output	toLz	0	COM.	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tonz	0	5	ns
Output Hold from Address Change	ton	3	1007.Co	ns
Chip Selection to Power Up Time	tPU	0	. COB. TW	ns
hip Selection to Power DownTime	tPD	1.	10	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



^{*} Including Scope and Jig Capacitance

K6R1004C1D


CMOS SRAM

WRITE CYCLE*


Parameter	Symbol	K6R100	Unit	
Parameter	Symbol	Min Min	Max	Oni
Write Cycle Time	twc	10	M. F. COM. T.M.	ns
Chip Select to End of Write	tcw	ON. 7	M.In. COM.	ns
Address Set-up Time	tas	0	CONT.	ns
Address Valid to End of Write	taw	TI7	1100Y.COM.T	ns
Write Pulse Width(OE High)	twp	COm	AMAL TOOX CO.	ns
Write Pulse Width(OE Low)	twP1	10	MANN TO THE COMP	ns
Write Recovery Time	twr	OM-0	LANN Jan A COM	ns
Write to Output High-Z	twnz	0	5	ns
Data to Write Time Overlap	tow	5	WW -1007.00	ns
Data Hold from Write Time	tDH	OV.CO O TW	MAN	ns
End of Write to Output Low-Z	tow	C(3)	TWN. T C	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






K6R1004C1D

CMOS SRAM


NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or Vol levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- $5. \ Transition \ is \ measured \ \pm 200 mV \ from \underline{steady} \ state \ voltage \ with \ Load(B). \ This \ parameter \ is \ sampled \ and \ not \ 100\% \ tested.$
- 6. Device is continuously selected with CS=VIL.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



- NOTES(WRITE CYCLE)

 1. All write cycle... 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. two is measured from the beginning of write to the end of
 - 3. tcw is measured from the later of $\overline{\mbox{CS}}$ going low to end of write.
 - 4. tas is measured from the address valid to the beginning of write.
 - 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
 - 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
 - 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 - 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.

 - 9. Dout is the read data of the new address.

 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	Mode	I/O Pin	Supply Current	
Н	X 10	X*	Not Select	High-Z	ISB, ISB1	
L	Н	H	Output Disable	High-Z	Icc	
L	H	CON	Read	Dout	Icc	
L	LNW	x (0	Write	DIN	lcc W	

^{*} X means Don't Care

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



WWW.100Y.COM.TW K6R1004C1D **CMOS SRAM**


WWW.100Y

WWW.100Y.COM.T

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

WW.100Y.COM.TW

WWW.100Y.COM.TW

WWW

WW.100Y.COM.TW

COM.TW

WWW.100Y.CO

W.100Y.COM.TW