



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-1 (v2.5) April 2, 2001

Product Specification

Features

- Fast, high-density Field-Programmable Gate Arrays
 - Densities from 50k to 1M system gates
 - System performance up to 200 MHz
 - 66-MHz PCI Compliant
 - Hot-swappable for Compact PCI
- Multi-standard SelectIO™ interfaces
 - 16 high-performance interface standards
 - Connects directly to ZBTRAM devices
- · Built-in clock-management circuitry
 - Four dedicated delay-locked loops (DLLs) for advanced clock control
 - Four primary low-skew global clock distribution nets, plus 24 secondary local clock nets
- Hierarchical memory system
 - LUTs configurable as 16-bit RAM, 32-bit RAM,
 16-bit dual-ported RAM, or 16-bit Shift Register
 - Configurable synchronous dual-ported 4k-bit RAMs
 - Fast interfaces to external high-performance RAMs
- Flexible architecture that balances speed and density
 - Dedicated carry logic for high-speed arithmetic
 - Dedicated multiplier support
 - Cascade chain for wide-input functions
 - Abundant registers/latches with clock enable, and dual synchronous/asynchronous set and reset
 - Internal 3-state bussing
 - IEEE 1149.1 boundary-scan logic
 - Die-temperature sensor diode

- Supported by FPGA Foundation[™] and Alliance Development Systems
 - Complete support for Unified Libraries, Relationally Placed Macros, and Design Manager
 - Wide selection of PC and workstation platforms
- SRAM-based in-system configuration
 - Unlimited re-programmability
 - Four programming modes
- 0.22 μm 5-layer metal process
- 100% factory tested

Description

The Virtex FPGA family delivers high-performance, high-capacity programmable logic solutions. Dramatic increases in silicon efficiency result from optimizing the new architecture for place-and-route efficiency and exploiting an aggressive 5-layer-metal 0.22 µm CMOS process. These advances make Virtex FPGAs powerful and flexible alternatives to mask-programmed gate arrays. The Virtex family comprises the nine members shown in Table 1.

Building on experience gained from previous generations of FPGAs, the Virtex family represents a revolutionary step forward in programmable logic design. Combining a wide variety of programmable system features, a rich hierarchy of fast, flexible interconnect resources, and advanced process technology, the Virtex family delivers a high-speed and high-capacity programmable logic solution that enhances design flexibility while reducing time-to-market.

Table 1: Virtex Field-Programmable Gate Array Family Members

Device	System Gates	CLB Array	Logic Cells	Maximum Available I/O	Block RAM Bits	Maximum SelectRAM+™ Bits
XCV50	57,906	16x24	1,728	180	32,768	24,576
XCV100	108,904	20x30	2,700	180	40,960	38,400
XCV150	164,674	24x36	3,888	260	49,152	55,296
XCV200	236,666	28x42	5,292	284	57,344	75,264
XCV300	322,970	32x48	6,912	316	65,536	98,304
XCV400	468,252	40x60	10,800	404	81,920	153,600
XCV600	661,111	48x72	15,552	512	98,304	221,184
XCV800	888,439	56x84	21,168	512	114,688	301,056
XCV1000	1,124,022	64x96	27,648	512	131,072	393,216

© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Virtex Architecture

Virtex devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing resources. The abundance of routing resources permits the Virtex family to accommodate even the largest and most complex designs.

Virtex FPGAs are SRAM-based, and are customized by loading configuration data into internal memory cells. In some modes, the FPGA reads its own configuration data from an external PROM (master serial mode). Otherwise, the configuration data is written into the FPGA (Select-MAPTM, slave serial, and JTAG modes).

The standard Xilinx Foundation™ and Alliance Series™ Development systems deliver complete design support for Virtex, covering every aspect from behavioral and schematic entry, through simulation, automatic design translation and implementation, to the creation, downloading, and readback of a configuration bit stream.

Higher Performance

Virtex devices provide better performance than previous generations of FPGA. Designs can achieve synchronous system clock rates up to 200 MHz including I/O. Virtex inputs and outputs comply fully with PCI specifications, and interfaces can be implemented that operate at 33 MHz or 66 MHz. Additionally, Virtex supports the hot-swapping requirements of Compact PCI.

Xilinx thoroughly benchmarked the Virtex family. While performance is design-dependent, many designs operated internally at speeds in excess of 100 MHz and can achieve 200 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters.

Table 2: Performance for Common Circuit Functions

Function	Bits	Virtex -6
Register-to-Register	M.COm	TW
Adder	16	5.0 ns
Adder	64	7.2 ns
Pipelined Multiplier	8 x 8	5.1 ns
	16 x 16	6.0 ns
Address Decoder	16	4.4 ns
	64	6.4 ns
16:1 Multiplexer	MM.In	5.4 ns
Parity Tree	9	4.1 ns
	18	5.0 ns
	36	6.9 ns
Chip-to-Chip	WW	Jun COM.
HSTL Class IV	V	200 MHz
LVTTL,16mA, fast slew	N I	180 MHz



Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

Package	XCV50	XCV100	XCV150	XCV200	XCV300	XCV400	XCV600	XCV800	XCV1000
CS144	94	94	W.100Y.	$co_{M,T,A}$	«1	WW.100	A COM.		
TQ144	98	98	XXX.1007	COMIT	~~1	WW.10	ON COM	I	
PQ240	166	166	166	166	166	WWW.1	On E. COJ	I'I	
HQ240	COM.T		WW.10	ON.	LA	166	166	166	
BG256	180	180	180	180	CIL	THE TAXABLE PROPERTY.	1.100 x C	OW.	
BG352	MOOM	II	260	260	260	-XIXI	W.100	OMIT	
BG432	00X	L.TW	TAN V	1001	316	316	316	316	N.
BG560	100 X	M.TW	777	N.100 1.	OM.TV	404	404	404	404
FG256	176	176	176	176	$co_{M,1}$	N A	WW.100	V COM.	
FG456	N.100 Y.	OWIT	260	284	312	«NI	MW.10	COM	TV
FG676	W.100x.	COMITY	T .	WW.100	A COM.	404	444	444	I.I
FG680	M.100x	COMITY		WW.10	N COM	IN	512	512	512

Virtex Ordering Information




Figure 1: Virtex Ordering Information



Revision History

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	CO 1.4	Addition of package drawings and specifications.
05/99	.CO1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7 C	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43.
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram.
04/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See Virtex Data Sheet section.

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:
 <u>Functional Description (Module 2)</u>

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: <u>Pinout Tables (Module 4)</u>



DS003-2 (v2.8.1) December 9, 2002

Virtex[™] 2.5 V Field Programmable Gate Arrays

Product Specification

The output buffer and all of the IOB control signals have independent polarity controls.

DLL IOBS DLL VersaRing SWANS CLBs VersaRing VersaRing VersaRing DLL IOBs DLL DLL

vao_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage, $V_{\rm CCO}$.

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

Architectural DescriptionVirtex Array

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing™ I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

I/O Standard	Input Reference Voltage (V _{REF})	Output Source Voltage (V _{CCO})	Board Termination Voltage (V _{TT})	5 V Tolerant
LVTTL 2 – 24 mA	N/A	3.3	N/A	Yes
LVCMOS2	N/A	2.5	N/A	Yes
PCI, 5 V	N/A	3.3	N/A	Yes
PCI, 3.3 V	N/A	3.3	N/A	No
GTL	0.8	N/A	1.2	No
GTL+	1.0	N/A	1.5	No
HSTL Class I	0.75	1.5 WW	0.75	No
HSTL Class III	0.9	1.5 W	1.5	No
HSTL Class IV	0.9	1.5	1.5	No
SSTL3 Class I &II	1.5	3.3	1.5	No
SSTL2 Class I & II	1.25	2.5	1.25	No
СТТ	1.5	3.3	1.5	No
AGP	1.32	3.3	N/A	No



Input Path

A buffer In the Virtex IOB input path routes the input signal either directly to internal logic or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signalling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage, V_{REF} . The need to supply V_{REF} imposes constraints on which standards can used in close proximity to each other. See **I/O Banking**, page 3.

There are optional pull-up and pull-down resistors at each user I/O input for use after configuration. Their value is in the range 50 k Ω – 100 k Ω .

Output Path

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signalling standards. Each output buffer can source up to 24 mA and sink up to 48mA. Drive strength and slew rate controls minimize bus transients.

In most signalling standards, the output High voltage depends on an externally supplied V_{CCO} voltage. The need to supply V_{CCO} imposes constraints on which standards can be used in close proximity to each other. See **I/O Banking**, page 3.


An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all drivers are disabled. Maintaining a valid logic level in this way eliminates bus chatter.

Because the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate V_{REF} voltage must be provided if the signalling standard requires one. The provision of this voltage must comply with the I/O banking rules.

I/O Banking

Some of the I/O standards described above require V_{CCO} and/or V_{REF} voltages. These voltages externally and connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about which I/O standards can be combined within a given bank.

Eight I/O banks result from separating each edge of the FPGA into two banks, as shown in Figure 3. Each bank has multiple V_{CCO} pins, all of which must be connected to the same voltage. This voltage is determined by the output standards in use.



X8778_b

Figure 3: Virtex I/O Banks

Within a bank, output standards can be mixed only if they use the same V_{CCO} . Compatible standards are shown in Table 2. GTL and GTL+ appear under all voltages because their open-drain outputs do not depend on V_{CCO} .

Table 2: Compatible Output Standards

V _{CCO}	Compatible Standards
3.3 V	PCI, LVTTL, SSTL3 I, SSTL3 II, CTT, AGP, GTL, GTL+
2.5 V	SSTL2 I, SSTL2 II, LVCMOS2, GTL, GTL+
1.5 V	HSTL I, HSTL III, HSTL IV, GTL, GTL+

Some input standards require a user-supplied threshold voltage, V_{REF} In this case, certain user-I/O pins are automatically configured as inputs for the V_{REF} voltage. Approximately one in six of the I/O pins in the bank assume this role.

The V_{REF} pins within a bank are interconnected internally and consequently only one V_{REF} voltage can be used within each bank. All V_{REF} pins in the bank, however, must be connected to the external voltage source for correct operation.

Within a bank, inputs that require V_{REF} can be mixed with those that do not. However, only one V_{REF} voltage can be used within a bank. Input buffers that use V_{REF} are not 5 V tolerant. LVTTL, LVCMOS2, and PCI 33 MHz 5 V, are 5 V tolerant.

The V_{CCO} and V_{REF} pins for each bank appear in the device Pinout tables and diagrams. The diagrams also show the bank affiliation of each I/O.

Within a given package, the number of V_{REF} and V_{CCO} pins can vary depending on the size of device. In larger devices,



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB




Figure 5: Detailed View of Virtex Slice

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

Block SelectRAM

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

Device	# of Blocks	Total Block SelectRAM Bits
XCV50	8	32,768
XCV100	10	40,960
XCV150	12	49,152
XCV200	14	57,344
XCV300	16	65,536
XCV400	20	81,920
XCV600	24	98,304
XCV800	28	114,688
XCV1000	32	131,072



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

Programmable Routing Matrix

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

Local Routing

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

Dedicated Routing

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

 The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net. • The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

Clock Distribution

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is

selected either from these pads or from signals in the general purpose routing.




Figure 9: Global Clock Distribution Network

Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Clock edges reach internal flip-flops one to four clock periods after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to de-skew a board level clock among multiple Virtex devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

See **DLL Timing Parameters**, **page 21** of Module 3, for frequency range information.

Boundary Scan

Virtex devices support all the mandatory boundary-scan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, USERCODE, and HIGHZ instructions. The TAP also supports two internal scan chains and configuration/readback of the device.The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the $\rm V_{CCO}$ for Bank 2 should be 3.3 V. Otherwise, TDO switches rail-to-rail between ground and $\rm V_{CCO}$.

Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including un-bonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections, provided the user design or application is turned off.

Table 5 lists the boundary-scan instructions supported in Virtex FPGAs. Internal signals can be captured during EXTEST by connecting them to un-bonded or unused IOBs. They can also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Before the device is configured, all instructions except USER1 and USER2 are available. After configuration, all instructions are available. During configuration, it is recommended that those operations using the boundary-scan register (SAMPLE/PRELOAD, INTEST, EXTEST) not be performed.



In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

Figure 10 is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG_IN, CFG_OUT, and JSTART). The complete instruction set is coded as shown in Table 5.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decodes of the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 11.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

Boundary-Scan Command	Binary Code(4:0)	Description
EXTEST	00000	Enables boundary-scan EXTEST operation
SAMPLE/PRELOAD	00001	Enables boundary-scan SAMPLE/PRELOAD operation
USER 1	00010	Access user-defined register 1
USER 2	00011	Access user-defined register 2
CFG_OUT	00100	Access the configuration bus for read operations.
CFG_IN	00101	Access the configuration bus for write operations.
INTEST	00111	Enables boundary-scan INTEST operation
USERCODE	01000	Enables shifting out USER code
IDCODE	01001	Enables shifting out of ID Code
HIGHZ	01010	3-states output pins while enabling the Bypass Register
JSTART	01100	Clock the start-up sequence when StartupClk is TCK
BYPASS	11111	Enables BYPASS
RESERVED	All other codes	Xilinx reserved instructions

Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

FPGA	IDCODE
XCV50	v0610093h
XCV100	v0614093h
XCV150	v0618093h
XCV200	v061C093h
XCV300	v0620093h
XCV400	v0628093h
XCV600	v0630093h
XCV800	v0638093h
XCV1000	v0640093h

Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

Development System

Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing designers



with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



Configuration

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a $V_{\rm CCO}$ of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

Configuration Modes

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

Configuration Mode	M2	M1	MO	CCLK Direction	Data Width	Serial D _{out}	Configuration Pull-ups
Master-serial mode	00	0	0	Out	1.100 F. CO	Yes	No COM-
Boundary-scan mode	N 100	0	110	N/A	W.104	No	No No
SelectMAP mode	11	01	0	In In	8	No	No
Slave-serial mode	1	04	650	In In	WW.1001	Yes	No
Master-serial mode	1	100	0	Out	1100	Yes	Yes
Boundary-scan mode	0	000	1	N/A	1.100	No	Yes
SelectMAP mode	0	110	0	OM In	8	No	Yes
Slave-serial mode	0	11.1	001	COM-In	1,W.10	Yes	Yes

Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.


Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.



Table 8: Master/Slave Serial Mode Programming Switching

	Description	Figure References	Symbol	Values	Units
W.100	DIN setup/hold, slave mode	1/2	T _{DCC} /T _{CCD}	5.0 / 0	ns, min
	DIN setup/hold, master mode	1/2	T _{DSCK} /T _{CKDS}	5.0 / 0	ns, min
	DOUT	3	T _{CCO}	12.0	ns, max
CCLK	High time	4	T _{CCH}	5.0	ns, min
WWW	Low time	5	T _{CCL}	5.0	ns, min
	Maximum Frequency	COMP.	F _{CC}	66	MHz, max
	Frequency Tolerance, master mode with respect to nominal	N COM.TW	MMM.TO	+45% -30%	CM M



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line.

xcv_12_091499

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics



Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK frequency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

Figure 12 shows a full master/slave system. In this system, the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM RESET pin is driven by $\overline{\text{INIT}}$, and the $\overline{\text{CE}}$ input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

Figure 14 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 8 shows the timing information for Figure 14.




Figure 14: Master-Serial Mode Programming Switching Characteristics

At power-up, V_{CC} must rise from 1.0 V to V_{CC} min in less than 50 ms, otherwise delay configuration by pulling PROGRAM Low until V_{CC} is valid.

The sequence of operations necessary to configure a Virtex FPGA serially appears in Figure 15.

SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the FPGA with a BUSY flag controlling the flow of data.

An external data source provides a byte stream, CCLK, a Chip Select (\overline{CS}) signal and a Write signal (\overline{WRITE}). If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

Data can also be read using the SelectMAP mode. If WRITE is not asserted, configuration data is read out of the FPGA as part of a readback operation.

In the SelectMAP mode, multiple Virtex devices can be chained in parallel. DATA pins (D7:D0), CCLK, WRITE, BUSY, PROGRAM, DONE, and INIT can be connected in parallel between all the FPGAs. Note that the data is organized with the MSB of each byte on pin DO and the LSB of each byte on D7. The CS pins are kept separate, insuring that each FPGA can be selected individually. WRITE should be Low before loading the first bitstream and returned High after the last device has been programmed. Use $\overline{\text{CS}}$ to select the appropriate FPGA for loading the bitstream and sending the configuration data. at the end of the bitstream, deselect the loaded device and select the next target FPGA by setting its CS pin High. A free-running oscillator or other externally generated signal can be used for CCLK. The BUSY signal can be ignored for frequencies below 50 MHz. For details about frequencies above 50 MHz, see XAPP138, Virtex Configuration and Readback. Once all the devices have been programmed, the DONE pin goes High.






Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data, $\overline{\text{WRITE}}$, and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the $\overline{\text{CS}}$ pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

	Description	WW	Symbol		Units
	D ₀₋₇ Setup/Hold	1/2	T _{SMDCC} /T _{SMCCD}	5.0 / 1.7	ns, min
	CS Setup/Hold	3/4	T _{SMCSCC} /T _{SMCCCS}	7.0 / 1.7	ns, min
CCLK	WRITE Setup/Hold	5/6	T _{SMCCW} /T _{SMWCC}	7.0 / 1.7	ns, min
COLK	BUSY Propagation Delay	7	T _{SMCKBY}	12.0	ns, max
	Maximum Frequency	IN	F _{CC}	66	MHz, max
	Maximum Frequency with no handshake	LTW	F _{CCNH}	50	MHz, max

Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of $\overline{\text{CS}}$, illustrated in Figure 16.

- Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while CS is Low and WRITE is High. Similarly, while WRITE is High, no more that one CS should be asserted.



- At the rising edge of CCLK: If BUSY is Low, the data is accepted on this clock. If BUSY is High (from a previous write), the data is not accepted. Acceptance will instead occur on the first clock after BUSY goes Low, and the data must be held until this has happened.
- Repeat steps 2 and 3 until all the data has been sent.
- 5. De-assert CS and WRITE.

A flowchart for the write operation appears in Figure 17. Note that if CCLK is slower than f_{CCNH}, the FPGA never asserts BUSY. In this case, the above handshake is unnecessary, and data can simply be entered into the FPGA every CCLK cycle.




Figure 16: Write Operations






Figure 17: SelectMAP Flowchart for Write Operation

Abort

During a given assertion of $\overline{\text{CS}}$, the user cannot switch from a write to a read, or vice-versa. This action causes the current packet command to be aborted. The device will remain BUSY until the aborted operation has completed. Following an abort, data is assumed to be unaligned to word bound-

aries, and the FPGA requires a new synchronization word prior to accepting any new packets.

To initiate an abort during a write operation, de-assert WRITE. At the rising edge of CCLK, an abort is initiated, as shown in Figure 18.




Figure 18: SelectMAP Write Abort Waveforms

Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

Configuration Sequence

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting PROGRAM.

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

Description	Symbol	Value	Units
Power-on Reset	T _{POR}	2.0	ms, max
Program Latency	T _{PL}	100.0	μs, max
CCLK (output) Delay	T _{ICCK}	0.5	μs, min
	WW	4.0	μs, max
Program Pulse Width	T _{PROGRAM}	300	ns, min

Delaying Configuration

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



Data Stream Format

Virtex devices are configured by sequentially loading frames of data. Table 11 lists the total number of bits required to configure each device. For more detailed information, see application note XAPP151 "Virtex Configuration Architecture Advanced Users Guide".

Table 11: Virtex Bit-Stream Lengths

Device	# of Configuration Bits
XCV50	559,200
XCV100	781,216
XCV150	1,040,096
XCV200	1,335,840
XCV300	1,751,808
XCV400	2,546,048
XCV600	3,607,968
XCV800	4,715,616
XCV1000	6,127,744

Readback

The configuration data stored in the Virtex configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUTRAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information, see Application Note XAPP138: *Virtex FPGA Series Configuration and Readback*, available online at www.xilinx.com.

Revision History

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T_{IJITCC} parameter, changed T_{OJIT} to T_{OPHASE} .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43.



Date	Version	Revision
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram.
04/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Updated SelectMAP Write Timing Characteristics values in Table 9. Converted file to modularized format. See the Virtex Data Sheet section.
07/19/01	2.6	Made minor edits to text under Configuration.
07/19/02	2.7	Made minor edit to Figure 16 and Figure 18.
09/10/02	2.8	 Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17.
12/09/02	2.8.1	 Added clarification in the Boundary Scan section. Corrected number of buffered Hex lines listed in General Purpose Routing section.

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: **Introduction and Ordering Information (Module 1)**
- DS003-2, Virtex 2.5V FPGAs: **Functional Description (Module 2)** WWW.100Y.COM.TW
- DS003-3, Virtex 2.5V FPGAs: WWW.100Y.COM.T **DC and Switching Characteristics (Module 3)**
- DS003-4, Virtex 2.5V FPGAs: **Pinout Tables (Module 4)**



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-3 (v3.2) September 10, 2002

Production Product Specification

Virtex Electrical Characteristics Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

WIN	Speed Grade Designations					
Device	Advance	Preliminary	Production			
XCV50	WWW	TOO COM	-6, -5, -4			
XCV100	WW	I TON CON	-6, -5, -4			
XCV150	WW	M.Inn. CO.	-6, -5, -4			
XCV200		M. Jan	-6, -5, -4			
XCV300	XV XX	MAITA	-6, -5, -4			
XCV400		MMITON	-6, -5, -4			
XCV600	TV	MANTO	-6, -5, -4			
XCV800	T. I.	MANITOR	-6, -5, -4			
XCV1000	W. T.W.	MANATO	-6, -5, -4			

All specifications are subject to change without notice.



Virtex DC Characteristics

Absolute Maximum Ratings

Symbol	Description ⁽¹⁾	MALM'IOO'C	OM	Units
V _{CCINT}	Supply voltage relative to GND ⁽²⁾	MAM. Too	-0.5 to 3.0	V
V _{CCO}	Supply voltage relative to GND ⁽²⁾	MMM Too	-0.5 to 4.0	V
V _{REF}	Input Reference Voltage	Voltage		
MM. Inc	Input voltage relative to GND ⁽³⁾	Using V _{REF}	-0.5 to 3.6	V
V _{IN}	MAN TON MAN TON COM	Internal threshold	-0.5 to 5.5	V
V _{TS}	Voltage applied to 3-state output	TW WWW	-0.5 to 5.5	V
V _{CC}	Longest Supply Voltage Rise Time from 1V-2.375V		50	ms
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
Tj	Junction temperature ⁽⁴⁾	Plastic Packages	+125	°C

Notes:

- 1. Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- 2. Power supplies can turn on in any order.
- 3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.
- 4. For soldering guidelines and thermal considerations, see the "Device Packaging" infomation on www.xilinx.com.

Recommended Operating Conditions

Symbol	Description	Y.COMATW	Min	Max	Units
V (1)	Input Supply voltage relative to GND, T _J = 0 °C to +85°C	Commercial	2.5 – 5%	2.5 + 5%	V
V _{CCINT} ⁽¹⁾	Input Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$	Industrial	2.5 – 5%	2.5 + 5%	V
), (A)	Supply voltage relative to GND, T _J = 0 °C to +85°C	Commercial	1.4	3.6	V
V _{CCO} ⁽⁴⁾	Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$	Industrial	1.4	3.6	00V
T _{IN}	Input signal transition time	W.100Y.CO.	LTV	250	ns

- 1. Correct operation is guaranteed with a minimum V_{CCINT} of 2.375 V (Nominal V_{CCINT} –5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V_{CCINT} below the specified range.
- 2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- 3. Input and output measurement threshold is ~50% of V_{CC} .
- 4. Min and Max values for V_{CCO} are I/O Standard dependant.



DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Device	Min	Max	Units
V _{DRINT}	Data Retention V _{CCINT} Voltage (below which configuration data can be lost)	All	2.0		V
V _{DRIO}	Data Retention V _{CCO} Voltage (below which configuration data can be lost)	Ally	1.2	N.	V
ICCINTO	Quiescent V _{CCINT} supply current ^(1,3)	XCV50	$CO_{M,j}$	50	mA
N W	OOY.COM.TW WW.100Y.COM.TW	XCV100	COM	50	mA
WW	TOOK COWILL MAN TOOK COWILL	XCV150	N COM	50	mA
MA	1.100Y.COM.TW WWW.100Y.COM.TW	XCV200	A COD	75	mA
MA	W.100X.COM.TW WWW.100X.COM.TW	XCV300	ON CO	75	mA
MA	TW.100Y.COM.TW WW.100Y.COM.TW	XCV400	.100 × C	75	_N mA
MANA	WW.100Y.COM.TW WW.100Y.COM.TW	XCV600	100	100	mA
	WW.100Y.COM.TW WW.100Y.COM.TW	XCV800	N.100	100	mA
	MAN TOOK CONTEN MANN TOOK CONTEN	XCV1000	W.100	100	mA
Iccoq	Quiescent V _{CCO} supply current ⁽¹⁾	XCV50	MM.Ing	20	mA
	WW.100X.COM.TW WWW.100X.COM.	XCV100	MW.In	2	mA
	WW.100X'COW'IN MANN'100 Y'COM	XCV150	MMN	2	mA
	MAL TOOK COM TAN ALL MAN TOO 3 COM	XCV200	WWW.	2	mA
	WWW.100 LCOM.TW WWW.100 LCO	XCV300	WWW	2	mA
	MINN 1001. COM THE WAYN TO THE	XCV400	WW	2	mA
	WW.1003. COM.174 WWW.1002.	XCV600	WV	2	mA
	W. 100 F. CONTIN MANN 100 T	XCV800	W	2	mA
	M. 100 3. COW. 1 M. M.M. 100 7	XCV1000		2	mA
I _{REF}	V _{REF} current per V _{REF} pin	COAII		20	μА
ΙL	Input or output leakage current	All	–10	+10	μА
C _{IN}	Input capacitance (sample tested) BGA, PQ, HQ, packages	All	W	8	pF
I _{RPU}	Pad pull-up (when selected) @ $V_{in} = 0$ V, $V_{CCO} = 3.3$ V (sample tested)	MAION	Note (2)	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{in} = 3.6 V (sample tested)	V.1007.	Note (2)	0.15	mA

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- 3. Multiply I_{CCINTQ} limit by two for industrial grade.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device⁽¹⁾ from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on www.xilinx.com.

Product	Description ⁽²⁾	Current Requirement ^(1,3)		
Virtex Family, Commercial Grade	Minimum required current supply	500 mA		
Virtex Family, Industrial Grade	Minimum required current supply	2 A		

Notes:

- 1. Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} for each standard with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Input/Output	MALTON	VILCO	VI	IH 100Y.	V _{OL}	V _{OH}	I _{OL}	I _{OH}
Standard	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	- 0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	- 0.5	7COM	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3 V	- 0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2
PCI, 5.0 V	- 0.5	0.8	2.0	5.5	0.55	2.4	Note 2	Note 2
GTL	- 0.5	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	n/a	40	n/a
GTL+	- 0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.6	n/a	36	n/a
HSTL I ⁽³⁾	- 0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	8	-8
HSTL III	- 0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	24	-8
HSTL IV	- 0.5	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	48	-8
SSTL3 I	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.61	V _{REF} + 0.61	7.6	-7.6
SSTL2 II	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	$V_{REF} - 0.80$	V _{REF} + 0.80	15.2	-15.2
CTT	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.4	V _{REF} + 0.4	8	-8
AGP	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2

- V_{OI} and V_{OH} for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V_{CCO} of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



Virtex Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in , page 6.

WW. TILLOOY. COM.TW		Symbol		Speed Grade			
Description	Device		Min	-6	-5	-4	Units
Propagation Delays	W.	MAIN TON	ULA	W TXN	N.100 1	$co_{M:L}$	*** ***I
Pad to I output, no delay	All	T _{IOPI}	0.39	0.8	0.9	1.0	ns, max
Pad to I output, with delay	XCV50	T _{IOPID}	0.8	1.5	1.7	1.9	ns, max
MM. 1001.COM	XCV100		0.8	1.5	1.7	1.9	ns, max
	XCV150		0.8	1.5	1.7	1.9	ns, max
	XCV200		0.8	1.5	1.7	1.9	ns, max
	XCV300		0.8	1.5	1.7	1.9	ns, max
	XCV400		0.9	1.8	2.0	2.3	ns, max
	XCV600		0.9	1.8	2.0	2.3	ns, max
	XCV800	N MAN'TO	1.10	2.1	2.4	2.7	ns, max
	XCV1000		1.1 _{CO}	2.1	2.4	2.7	ns, max
Pad to output IQ via transparent latch, no delay	All	T _{IOPLI}	0.8	1.6	1.8	2.0	ns, max
Pad to output IQ via transparent	XCV50	T _{IOPLID}	1.9	3.7	4.2	4.8	ns, max
latch, with delay	XCV100		1.9	3.7	4.2	4.8	ns, max
	XCV150		2.0	3.9	4.3	4.9	ns, max
	XCV200		2.0	4.0	4.4	5.1	ns, max
	XCV300		2.0	4.0	4.4	5.1	ns, max
	XCV400		2.1	4.1	4.6	5.3	ns, max
	XCV600		2.1	4.2	4.7	5.4	ns, max
	XCV800		2.2	4.4	4.9	5.6	ns, max
	XCV1000		2.3	4.5	5.1	5.8	ns, max
Sequential Delays	WW	OON.COM.TW					
Clock CLK	All	1007.00					
Minimum Pulse Width, High	MM	T _{CH}	0.8	1.5	1.7	2.0	ns, min
Minimum Pulse Width, Low		T _{CL}	0.8	1.5	1.7	2.0	ns, min
Clock CLK to output IQ		T _{IOCKIQ}	0.2	0.7	0.7	0.8	ns, max



100 Y.Co.M.TW WY	100X.	W.100X.COM.TW		Speed Grade					
Description	Device	Symbol	Min	-6	-5	-4	Units		
Setup and Hold Times with respregister ⁽¹⁾	ect to Clock	CLK at IOB input	MMM	Setup	Time / Hol	d Time			
Pad, no delay	All	T _{IOPICK} /T _{IOICKP}	0.8 / 0	1.6 / 0	1.8 / 0	2.0 / 0	ns, min		
Pad, with delay	XCV50	T _{IOPICKD} /T _{IOICKPD}	1.9 / 0	3.7 / 0	4.1 / 0	4.7 / 0	ns, min		
	XCV100	100Y.CONT.TW	1.9 / 0	3.7 / 0	4.1 / 0	4.7 / 0	ns, min		
	XCV150	NW.100X.COM.TW W.100X.COM.TW W.100X.COM.TW	1.9 / 0	3.8 / 0	4.3 / 0	4.9 / 0	ns, min		
	XCV200		2.0 / 0	3.9 / 0	4.4 / 0	5.0 / 0	ns, min		
	XCV300		2.0 / 0	3.9 / 0	4.4 / 0	5.0 / 0	ns, min		
	XCV400		2.1 / 0	4.1 / 0	4.6 / 0	5.3 / 0	ns, min		
	XCV600	MM.100X.COM	2.1 / 0	4.2 / 0	4.7 / 0	5.4 / 0	ns, min		
	XCV800	MAM. TOOX COM	2.2 / 0	4.4 / 0	4.9 / 0	5.6 / 0	ns, min		
	XCV1000	MMM.100X.CO	2.3 / 0	4.5 / 0	5.0 / 0	5.8 / 0	ns, min		
ICE input	All	T _{IOICECK} /T _{IOCKICE}	0.37/ 0	0.8 / 0	0.9 / 0	1.0 / 0	ns, max		
Set/Reset Delays	WT	MANJOOXIC	ON TV		WWW	OOX.CO	WI.IW		
SR input (IFF, synchronous)	All	T _{IOSRCKI}	0.49	1.0	1.1	1.3	ns, max		
SR input to IQ (asynchronous)	All	T _{IOSRIQ}	0.70	1.4	1.6	1.8	ns, max		
GSR to output IQ	All	T _{GSRQ}	4.9	9.7	10.9	12.5	ns, max		

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{2.} Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



IOB Input Switching Characteristics Standard Adjustments

1100X	W.TW WY	W.100				
Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	Units
100Y.C	.M.TW	- TXV.1	001.	M.TW		
T _{ILVTTL}	LVTTL	0	1000	0	0	ns
T _{ILVCMOS2}	LVCMOS2	-0.02	-0.04	-0.04	-0.05	ns
T _{IPCI33_3}	PCI, 33 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns
T _{IPCI33_5}	PCI, 33 MHz, 5.0 V	0.13	0.25	0.28	0.33	ns
T _{IPCI66_3}	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns
T _{IGTL}	CGTL	0.10	0.20	0.23	0.26	ns
T _{IGTLP}	GTL+	0.06	0.11	0.12	0.14	ns
T _{IHSTL}	HSTL	0.02	0.03	0.03	0.04	ns
T _{ISSTL2}	SSTL2	√-0.04	-0.08	-0.09	-0.10	√ ns
T _{ISSTL3}	SSTL3	-0.02	-0.04	-0.05	-0.06	√ ns
T _{ICTT}	CTT CO	0.01	0.02	0.02	0.02	ns
T _{IAGP}	AGP	-0.03	-0.06	-0.07	-0.08	ns
	T _{ILVTTL} T _{ILVCMOS2} T _{IPCI33_3} T _{IPCI33_5} T _{IPCI66_3} T _{IGTL} T _{IGTLP} T _{IHSTL} T _{ISSTL2} T _{ISSTL3} T _{ICTT}	T _{ILVTTL} LVTTL T _{ILVCMOS2} LVCMOS2 T _{IPCI33_3} PCI, 33 MHz, 3.3 V T _{IPCI66_3} PCI, 66 MHz, 3.3 V T _{IGTL} GTL T _{IGTLP} GTL+ T _{IHSTL} HSTL T _{ISSTL2} SSTL2 T _{ISSTL3} SSTL3 T _{ICTT} CTT	T _{ILVTTL} LVTTL 0 T _{ILVCMOS2} LVCMOS2 -0.02 T _{IPCI33_3} PCI, 33 MHz, 3.3 V -0.05 T _{IPCI33_5} PCI, 33 MHz, 5.0 V 0.13 T _{IPCI66_3} PCI, 66 MHz, 3.3 V -0.05 T _{IGTL} GTL 0.10 T _{IGTLP} GTL+ 0.06 T _{IHSTL} HSTL 0.02 T _{ISSTL2} SSTL2 -0.04 T _{ISSTL3} SSTL3 -0.02 T _{ICTT} CTT 0.01	Symbol Standard(1) Min -6 T _{ILVTTL} LVTTL 0 0 T _{ILVCMOS2} LVCMOS2 -0.02 -0.04 T _{IPCI33_3} PCI, 33 MHz, 3.3 V -0.05 -0.11 T _{IPCI33_5} PCI, 33 MHz, 5.0 V 0.13 0.25 T _{IPCI66_3} PCI, 66 MHz, 3.3 V -0.05 -0.11 T _{IGTL} GTL 0.10 0.20 T _{IGTLP} GTL+ 0.06 0.11 T _{IHSTL} HSTL 0.02 0.03 T _{ISSTL2} SSTL2 -0.04 -0.08 T _{ISSTL3} SSTL3 -0.02 -0.04 T _{ICTT} CTT 0.01 0.02	T _{ILVTTL} LVTTL 0 0 0 T _{ILVCMOS2} LVCMOS2 -0.02 -0.04 -0.04 T _{IPCI33_3} PCI, 33 MHz, 3.3 V -0.05 -0.11 -0.12 T _{IPCI63_5} PCI, 33 MHz, 5.0 V 0.13 0.25 0.28 T _{IPCI66_3} PCI, 66 MHz, 3.3 V -0.05 -0.11 -0.12 T _{IGTL} GTL 0.10 0.20 0.23 T _{IGTLP} GTL+ 0.06 0.11 0.12 T _{IHSTL} HSTL 0.02 0.03 0.03 T _{ISSTL2} SSTL2 -0.04 -0.08 -0.09 T _{ISSTL3} SSTL3 -0.02 -0.04 -0.05 T _{ICTT} CTT 0.01 0.02 0.02	Symbol Standard(1) Min -6 -5 -4 T _{ILVTTL} LVTTL 0 0 0 0 T _{ILVCMOS2} LVCMOS2 -0.02 -0.04 -0.04 -0.05 T _{IPCI33_3} PCI, 33 MHz, 3.3 V -0.05 -0.11 -0.12 -0.14 T _{IPCI33_5} PCI, 33 MHz, 5.0 V 0.13 0.25 0.28 0.33 T _{IPCI66_3} PCI, 66 MHz, 3.3 V -0.05 -0.11 -0.12 -0.14 T _{IGTL} GTL 0.10 0.20 0.23 0.26 T _{IGTLP} GTL+ 0.06 0.11 0.12 0.14 T _{IHSTL} HSTL 0.02 0.03 0.03 0.04 T _{ISSTL2} SSTL2 -0.04 -0.08 -0.09 -0.10 T _{ICTT} CTT 0.01 0.02 0.02 0.02 0.02

Notes

IOB Output Switching Characteristics

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 9.

MAN TON COM	WW WY		MY.COM			
Description	Symbol	Min	CO-6	-5	-4	Units
Propagation Delays	Mr.	M. In.	COM.	W	WWW.	100 Y.CO
O input to Pad	T _{IOOP}	1.2	2.9	3.2	3.5	ns, max
O input to Pad via transparent latch	T _{IOOLP}	1.4	3.4	3.7	4.0	ns, max
3-State Delays	COM	MMM	ON.COP	WT	WV	100Y
T input to Pad high-impedance ⁽¹⁾	T _{IOTHZ}	1.0	2.0	2.2	2.4	ns, max
T input to valid data on Pad	T _{IOTON}	1.4	3.1	3.3	3.7	ns, max
T input to Pad high-impedance via transparent latch ⁽¹⁾	T _{IOTLPHZ}	1.2	2.4	2.6	3.0	ns, max
T input to valid data on Pad via transparent latch	T _{IOTLPON}	1.6	3.5	3.8	4.2	ns, max
GTS to Pad high impedance ⁽¹⁾	T _{GTS}	2.5	4.9	5.5	6.3	ns, max
Sequential Delays	W 100 Y.Co.			1		
Clock CLK	44					
Minimum Pulse Width, High	T _{CH}	0.8	1.5	1.7	2.0	ns, min
Minimum Pulse Width, Low	T _{CL}	0.8	1.5	1.7	2.0	ns, min

^{1.} Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



100Y.CO.M.TW WW 100	CON.TW	MAN	Speed	Grade			
Description	Symbol	Min -6		-5	-4	Units	
Clock CLK to Pad delay with OBUFT enabled (non-3-state)	T _{IOCKP}	1.0	2.9	3.2	3.5	ns, max	
Clock CLK to Pad high-impedance (synchronous) ⁽¹⁾	T _{IOCKHZ}	1.1	2.3	2.5	2.9	ns, max	
Clock CLK to valid data on Pad delay, plus enable delay for OBUFT	T _{IOCKON}	1.5	3.4	3.7	4.1	ns, max	
Setup and Hold Times before/after Clock CLK ⁽²⁾			Setup Time / Hold Time				
O input	T _{IOOCK} /T _{IOCKO}	0.51 / 0	1.1 / 0	1.2/0	1.3/0	ns, min	
OCE input	T _{IOOCECK} /T _{IOCKOCE}	0.37 / 0	0.8/0	0.9 / 0	1.0 / 0	ns, min	
SR input (OFF)	T _{IOSRCKO} /T _{IOCKOSR}	0.52 / 0	1.1 / 0	1.2 / 0	1.4/0	ns, min	
3-State Setup Times, T input	T _{IOTCK} /T _{IOCKT}	0.34 / 0	0.7 / 0	0.8 / 0	0.9 / 0	ns, min	
3-State Setup Times, TCE input	T _{IOTCECK} /T _{IOCKTCE}	0.41 / 0	0.9 / 0	0.9 / 0	1.1 / 0	ns, min	
3-State Setup Times, SR input (TFF)	T _{IOSRCKT} /T _{IOCKTSR}	0.49/0	1.0 / 0	1.1 / 0	1.3 / 0	ns, min	
Set/Reset Delays	MAN. 100X.	COMIT	- 1	WWW.1	OI COI	V.I.	
SR input to Pad (asynchronous)	T _{IOSRP}	1.6	3.8	4.1	4.6	ns, max	
SR input to Pad high-impedance (asynchronous) ⁽¹⁾	T _{IOSRHZ}	1.6	3.1	3.4	3.9	ns, max	
SR input to valid data on Pad (asynchronous)	T _{IOSRON}	2.0	4.2	4.6	5.1	ns, max	
GSR to Pad	T _{IOGSRQ}	4.9	9.7	10.9	12.5	ns, max	

^{1. 3-}state turn-off delays should not be adjusted.

^{2.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

W. TOOX. COM. TW	N. TOOY.CO	OOY.CO M.TW WY		Speed Grade				
Description	Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	Unit s	
Output Delay Adjustments	MM. TOON.C	ON TW	MAIN	OOY.CO	WIM			
Standard-specific adjustments for	T _{OLVTTL_S2}	LVTTL, Slow, 2 mA	4.2	14.7	15.8	17.0	ns	
output delays terminating at pads (based on standard capacitive load,	T _{OLVTTL_S4}	4 mA	2.5	7.5	8.0	√ 8.6	ns	
Csl)	T _{OLVTTL_S6}	6 mA	1.8	4.8	5.1	5.6	ns	
	T _{OLVTTL_S8}	8 mA	1.2	3.0	3.3	3.5	ns	
	T _{OLVTTL_S12}	12 mA	1.0	1.9	2.1	2.2	ns	
	T _{OLVTTL_S16}	16 mA	0.9	1.7	1.9	2.0	ns	
	T _{OLVTTL_S24}	24 mA	0.8	1.3	1.4	1.6	ns	
	T _{OLVTTL_F2}	LVTTL, Fast, 2mA	1.9	13.1	14.0	15.1	√ ns	
	T _{OLVTTL_F4}	4 mA	0.7	5.3	5.7	6.1	ns	
	T _{OLVTTL_F6}	6 mA	0.2	3.1	3.3	3.6	ns	
	T _{OLVTTL_F8}	8 mA	0.1	1.0	1.1	1.2	ns	
	T _{OLVTTL_F12}	12 mA	0	0	0	0.0	ns	
	T _{OLVTTL_F16}	16 mA	-0.10	-0.05	-0.05	-0.05	ns	
	T _{OLVTTL_F24}	24 mA	-0.10	-0.20	-0.21	-0.23	ns	
	T _{OLVCMOS2}	LVCMOS2	0.10	0.10	0.11	0.12	ns	
	T _{OPCI33_3}	PCI, 33 MHz, 3.3 V	0.50	2.3	2.5	2.7	ns	
	T _{OPCI33_5}	PCI, 33 MHz, 5.0 V	0.40	2.8	3.0	3.3	ns	
	T _{OPCI66_3}	PCI, 66 MHz, 3.3 V	0.10	-0.40	-0.42	-0.46	ns	
	T _{OGTL}	GTL	0.6	0.50	0.54	0.6	ns	
	T _{OGTLP}	GTL+	0.7	0.8	0.9	1.0	ns	
	T _{OHSTL_I}	HSTL I	0.10	-0.50	-0.53	-0.5	ns	
	T _{OHSTL_III}	HSTL III	-0.10	-0.9	-0.9	-1.0	ns	
	T _{OHSTL_IV}	HSTL IV	-0.20	-1.0	-1.0	-1.1	ns	
	T _{OSSTL2_I}	SSTL2 I	-0.10	-0.50	-0.53	-0.5	ns	
	T _{OSSLT2_II}	SSTL2 II	-0.20	-0.9	-0.9	-1.0	ns	
	T _{OSSTL3_I}	SSTL3 I	-0.20	-0.50	-0.53	-0.5	ns	
	T _{OSSTL3_II}	SSTL3 II	-0.30	-1.0	-1.0	-1.1	ns	
	T _{OCTT}	СТТ	0	-0.6	-0.6	-0.6	ns	
	T _{OAGP}	AGP	0	-0.9	-0.9	-1.0	ns	

Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see Table 2 and Table 3.



Calculation of T_{ioop} as a Function of Capacitance

 T_{ioop} is the propagation delay from the O Input of the IOB to the pad. The values for T_{ioop} were based on the standard capacitive load (CsI) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating Tioop

Standard	Csl (pF)	fl (ns/pF)
LVTTL Fast Slew Rate, 2mA drive	35	0.41
LVTTL Fast Slew Rate, 4mA drive	35	0.20
LVTTL Fast Slew Rate, 6mA drive	35	0.13
LVTTL Fast Slew Rate, 8mA drive	35	0.079
LVTTL Fast Slew Rate, 12mA drive	35	0.044
LVTTL Fast Slew Rate, 16mA drive	35	0.043
LVTTL Fast Slew Rate, 24mA drive	35	0.033
LVTTL Slow Slew Rate, 2mA drive	35	0.41
LVTTL Slow Slew Rate, 4mA drive	35	0.20
LVTTL Slow Slew Rate, 6mA drive	35	0.100
LVTTL Slow Slew Rate, 8mA drive	35	0.086
LVTTL Slow Slew Rate, 12mA drive	35	0.058
LVTTL Slow Slew Rate, 16mA drive	35	0.050
LVTTL Slow Slew Rate, 24mA drive	35	0.048
LVCMOS2	35	0.041
PCI 33MHz 5V	50	0.050
PCI 33MHZ 3.3 V	10	0.050
PCI 66 MHz 3.3 V	10	0.033
GTL	0	0.014
GTL+	0010	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class I	30	0.029
SSTL3 Class II	30	0.016
СТТ	20	0.035
AGP	10	0.037

Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on <u>www.xilinx.com</u> for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding T_{ioop} .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * fl$$

Where:

T_{opadjust} is reported above in the Output Delay Adjustment section.

Cload is the capacitive load for the design.

Table 3: Delay Measurement Methodology

Standard	V _L (1)	V _H ⁽¹⁾	Meas. Point	V _{REF} Typ ⁽²⁾
LVTTL	0	3	1.4	-
LVCMOS2	0	2.5	1.125	-
PCI33_5	Pe	er PCI Spec	Mr.	· -
PCI33_3	Pe	er PCI Spec	OM	W -
PCI66_3	Pe	er PCI Spec	$CO_{M_{1,2}}$	
GTL	V _{REF} -0.2	V _{REF} +0.2	V_{REF}	0.80
GTL+	V _{REF} -0.2	V _{REF} +0.2	V _{REF}	1.0
HSTL Class I	V _{REF} -0.5	V _{REF} +0.5	V _{REF}	0.75
HSTL Class III	V _{REF} -0.5	V _{REF} +0.5	V _{REF}	0.90
HSTL Class IV	V _{REF} -0.5	V _{REF} +0.5	V _{REF}	0.90
SSTL3 I & II	V _{REF} −1.0	V _{REF} +1.0	V _{REF}	1.5
SSTL2 I & II	V _{REF} -0.75	V _{REF} +0.75	V _{REF}	1.25
СТТ	V _{REF} -0.2	V _{REF} +0.2	V _{REF}	1.5
AGP	V _{REF} – (0.2xV _{CCO})	V _{REF} + (0.2xV _{CCO})	V _{REF}	Per AGP Spec

- Input waveform switches between V_L and V_H.
- Measurements are made at VREF (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



Clock Distribution Guidelines

100 r. COW. I		MWW.I	Sp	eed Gra	de	
Description	Device	Symbol	-6	-5	√ -4	Units
Global Clock Skew ⁽¹⁾	ON COM.	WWW	Too.	CO_{Mr}	rW	
Global Clock Skew between IOB Flip-flops	XCV50	T _{GSKEWIOB}	0.10	0.12	0.14	ns, max
MM.1007. COM.TW	XCV100	WW W	0.12	0.13	0.15	ns, max
INW.100 Y. COM.TW	XCV150	TV VV	0.12	0.13	0.15	ns, max
WW.1002.COM.TW	XCV200	TW W	0.13	0.14	0.16	ns, max
WWW.1003.COM.TW	XCV300	TW	0.14	0.16	0.18	ns, max
WWW.100Y.COM.TW W	XCV400	M. TW	0.13	0.13	0.14	ns, max
	XCV600	W.	0.14	0.15	0.17	ns, max
W. T. CONT.	XCV800	OM.	0.16	0.17	0.20	ns, max
M. 1001. COW.11	XCV1000	COMP	0.20	0.23	0.25	ns, max

Notes:

Clock Distribution Switching Characteristics

	WWW.100X	Speed Grade				
Description	Symbol	Min	11-6	-5	-4	Units
GCLK IOB and Buffer	WWW.	Y.Co.	TW	V	W 1	001.C
Global Clock PAD to output.	T _{GPIO}	0.33	0.7	0.8	0.9	ns, max
Global Clock Buffer I input to O output	T _{GIO}	0.34	0.7	0.8	0.9	ns, max

These clock-skew delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.



I/O Standard Global Clock Input Adjustments

100Y.CONITW WWW	1.100Y.COM.TW		W.100				
Description	Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	Units
Data Input Delay Adjustments	W 100Y.	M.TW W	-11V.1	00 X .	M.I.M	,	
Standard-specific global clock input delay adjustments	T _{GPLVTTL}	LVTTL	0	000 Y.C	0 0	0	ns, max
	T _{GPLVCMOS}	LVCMOS2	-0.02	-0.04	-0.04	-0.05	ns, max
	T _{GPPCl33_3}	PCI, 33 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max
	T _{GPPCl33_5}	PCI, 33 MHz, 5.0 V	0.13	0.25	0.28	0.33	ns, max
	T _{GPPCl66_3}	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max
	T _{GPGTL}	GTL	0.7	0.8	0.9	0.9	ns, max
	T _{GPGTLP}	GTL+	0.7	0.8	0.8	0.8	ns, max
	T _{GPHSTL}	HSTL	0.7	0.7	0.7	0.7	ns, max
	T _{GPSSTL2}	SSTL2	0.6	0.52	0.51	0.50	ns, max
	T _{GPSSTL3}	SSTL3	0.6	0.6	0.55	0.54	ns, max
	T _{GPCTT}	CTT CTT	C0.7	0.7	0.7	0.7	ns, max
MMM.100X.	T _{GPAGP}	AGP	0.6	0.54	0.53	0.52	ns, max

Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 3. WWW.100Y.COM.TW



CLB Switching Characteristics

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

100X.CO.W.TW WW.100X.C	OM.TW	W.	Speed Grade					
Description	Symbol	Min	10-6	-5	-4	Units		
Combinatorial Delays	COMITW	MAN	N.1001.	COM.T	√ √	'		
4-input function: F/G inputs to X/Y outputs	T _{ILO}	0.29	0.6	0.7	0.8	ns, max		
5-input function: F/G inputs to F5 output	T _{IF5}	0.32	0.7	0.8	0.9	ns, max		
5-input function: F/G inputs to X output	T _{IF5X}	0.36	0.8	0.8	1.0	ns, max		
6-input function: F/G inputs to Y output via F6 MUX	T _{IF6Y}	0.44	0.9	1.0	1.2	ns, max		
6-input function: F5IN input to Y output	T _{F5INY}	0.17	0.32	0.36	0.42	ns, max		
Incremental delay routing through transparent latch to XQ/YQ outputs	T _{IFNCTL}	0.31	0.7	0.7	0.8	ns, max		
BY input to YB output	T _{BYYB}	0.27	0.53	0.6	0.7	ns, max		
Sequential Delays	MAN TOON CO.	LTW.	W	100	Y.CO	LTW		
FF Clock CLK to XQ/YQ outputs	T _{CKO}	0.54	1.1	1.2	1.4	ns, max		
Latch Clock CLK to XQ/YQ outputs	T _{CKLO}	0.6	1.2	1.4	1.6	ns, max		
Setup and Hold Times before/after Clock CLK ⁽¹⁾	WWW.100Y.C	Setup T	ime / Hol	d Time	100X.C	OM.TV		
4-input function: F/G Inputs	T _{ICK} /T _{CKI}	0.6 / 0	1.2 / 0	1.4/0	1.5 / 0	ns, min		
5-input function: F/G inputs	T _{IF5CK} /T _{CKIF5}	0.7 / 0	1.3 / 0	1.5 / 0	1.7/0	ns, min		
6-input function: F5IN input	T _{F5INCK} /T _{CKF5IN}	0.46 / 0	1.0 / 0	1.1/0	1.2 / 0	ns, min		
6-input function: F/G inputs via F6 MUX	T _{IF6CK} /T _{CKIF6}	0.8 / 0	1.5 / 0	1.7 / 0	1.9 / 0	ns, min		
BX/BY inputs	T _{DICK} /T _{CKDI}	0.30 / 0	0.6/0	0.7 / 0	0.8/0	ns, min		
CE input	T _{CECK} /T _{CKCE}	0.37 / 0	0.8/0	0.9 / 0	1.0 / 0	ns, min		
SR/BY inputs (synchronous)	T _{RCK} T _{CKR}	0.33 / 0	0.7 / 0	0.8 / 0	0.9 / 0	ns, min		
Clock CLK	M MM	W.100Y.	COM.T	W.	MA.	W.100X		
Minimum Pulse Width, High	T _{CH}	0.8	1.5	1.7	2.0	ns, min		
Minimum Pulse Width, Low	T _{CL}	0.8	1.5	1.7	2.0	ns, min		
Set/Reset	M.TW W	W.10	77.0	N.T.W	- W	1		
Minimum Pulse Width, SR/BY inputs	T _{RPW}	1.3	2.5	2.8	3.3	ns, min		
Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)	T _{RQ}	0.54	01.1	1.3	1.4	ns, max		
Delay from GSR to XQ/YQ outputs	T _{IOGSRQ}	4.9	9.7	10.9	12.5	ns, max		
Toggle Frequency (MHz) (for export control)	F _{TOG} (MHz)	625	333	294	250	MHz		

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

W. IOOY. COMMENT WWW. 100Y.	TW	WW					
Description	Symbol	Min	-6	-5	√ -4	Units	
Combinatorial Delays	Y.COM	W	11/11/100	Y.CO.	TW		
F operand inputs to X via XOR	T _{OPX}	0.37	0.8	0.9	1.0	ns, max	
F operand input to XB output	T _{OPXB}	0.54	11.1	1.3	1.4	ns, max	
F operand input to Y via XOR	T _{OPY}	8.0	1.5	1.7	2.0	ns, max	
F operand input to YB output	T _{OPYB}	0.8	1.5	1.7	2.0	ns, max	
F operand input to COUT output	T _{OPCYF}	0.6	1.2	1.3	1.5	ns, max	
G operand inputs to Y via XOR	T _{OPGY}	0.46	1.0	1.1	1.2	ns, max	
G operand input to YB output	T _{OPGYB}	0.8	1.6	1.8	2.1	ns, max	
G operand input to COUT output	T _{OPCYG}	0.7	1.3	1.4	1.6	ns, max	
BX initialization input to COUT	T _{BXCY}	0.41	0.9	1.0	100h	ns, max	
CIN input to X output via XOR	T _{CINX}	0.21	0.41	0.46	0.53	ns, max	
CIN input to XB	T _{CINXB}	0.02	0.04	0.05	0.06	ns, max	
CIN input to Y via XOR	T _{CINY}	0.23	0.46	0.52	0.6	ns, max	
CIN input to YB	T _{CINYB}	0.23	0.45	0.51	0.6	ns, max	
CIN input to COUT output	T _{BYP}	0.05	0.09	0.10	0.11	ns, max	
Multiplier Operation	WWW	100 L	DM:	N N	MMiles	N.COM	
F1/2 operand inputs to XB output via AND	T _{FANDXB}	0.18	0.36	0.40	0.46	ns, max	
F1/2 operand inputs to YB output via AND	T _{FANDYB}	0.40	0.8	0.9	1.1	ns, max	
F1/2 operand inputs to COUT output via AND	T _{FANDCY}	0.22	0.43	0.48	0.6	ns, max	
G1/2 operand inputs to YB output via AND	T _{GANDYB}	0.25	0.50	0.6	0.7	ns, max	
G1/2 operand inputs to COUT output via AND	T _{GANDCY}	0.07	0.13	0.15	0.17	ns, max	
Setup and Hold Times before/after Clock CLK ⁽¹⁾		Set	Setup Time / Hold Time				
CIN input to FFX	T _{CCKX} /T _{CKCX}	0.50 / 0	1.0 / 0	1.2 / 0	1.3 / 0	ns, min	
CIN input to FFY	T _{CCKY} /T _{CKCY}	0.53 / 0	1.1 / 0	1.2 / 0	1.4 / 0	ns, min	

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



CLB SelectRAM Switching Characteristics

1001. COM. I. W. 100 COM	. 1	WW				
Description	Symbol	Min	-6	-5	-4	Units
Sequential Delays	M.TW	VV -	W.100 1	$CO_{M,1}$	•XI	
Clock CLK to X/Y outputs (WE active) 16 x 1 mode	T _{SHCKO16}	1.2	2.3	2.6	3.0	ns, max
Clock CLK to X/Y outputs (WE active) 32 x 1 mode	T _{SHCKO32}	1.2	2.7	3.1	3.5	ns, max
Shift-Register Mode	COMITY		WW.10	CON		
Clock CLK to X/Y outputs	T _{REG}	1.2	3.7	4.1	4.7	ns, max
Setup and Hold Times before/after Clock CLK ⁽¹⁾	T.COM.T	Se	tup Time /	Hold Time	DIVI.I	
F/G address inputs	T _{AS} /T _{AH}	0.25 / 0	0.5 / 0	0.6 / 0	0.7 / 0	ns, min
BX/BY data inputs (DIN)	T _{DS} /T _{DH}	0.34 / 0	0.7 / 0	0.8/0	0.9 / 0	ns, min
CE input (WE)	T _{WS} /T _{WH}	0.38 / 0	0.8/0	0.9 / 0	1.0/0	ns, min
Shift-Register Mode	1.100 x.	Will		WW.100	V.COM.	TW
BX/BY data inputs (DIN)	T _{SHDICK}	0.34	0.7	0.8	0.9	ns, min
CE input (WS)	T _{SHCECK}	0.38	0.8	0.9	1.0	ns, min
Clock CLK	MM.100 x	COM.	×N	WWW.	TOO Y CO	MI
Minimum Pulse Width, High	T _{WPH}	1.2	2.4	2.7	3.1	ns, min
Minimum Pulse Width, Low	T _{WPL}	1.2	2.4	2.7	3.1	ns, min
Minimum clock period to meet address write cycle time	T _{WC}	2.4	4.8	5.4	6.2	ns, min
Shift-Register Mode	MALL	1001.00	MIW	W.	W.100	CON
Minimum Pulse Width, High	T _{SRPH}	1.2	2.4	2.7	3.1	ns, min
Minimum Pulse Width, Low	T _{SRPL}	1.2	2.4	2.7	3.1	ns, min

A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Block RAM Switching Characteristics

1,100 x CON.1 x X X X X X X X X X X X X X X X X X X	M. I	WWW.	Speed	Grade		
Description	Symbol	Min	-6	-5	-4	Units
Sequential Delays	COM^{-1}	WWV	dita.	$CO_{M_{1}}$	N	
Clock CLK to DOUT output	T _{BCKO}	1.7	3.4	3.8	4.3	ns, max
Setup and Hold Times before/after Clock CLK ⁽¹⁾	COM	Setu	p Time / H	old Time	TW	1
ADDR inputs	T _{BACK} /T _{BCKA}	0.6 / 0	1.2/0	1.3 / 0	1.5 / 0	ns, min
DIN inputs	T _{BDCK} /T _{BCKD}	0.6 / 0	1.2 / 0	1.3 / 0	1.5 / 0	ns, min
EN input	T _{BECK} /T _{BCKE}	1.3 / 0	2.6 / 0	3.0 / 0	3.4 / 0	ns, min
RST input	T _{BRCK} /T _{BCKR}	1.3/0	2.5 / 0	2.7 / 0	3.2 / 0	ns, min
WEN input	T _{BWCK} /T _{BCKW}	1.2 / 0	2.3 / 0	2.6 / 0	3.0 / 0	ns, min
Clock CLK	A.To. COM.	TW	WW	M.In.	COM.	rW.
Minimum Pulse Width, High	T _{BPWH}	0.8	1.5	1.7	2.0	ns, min
Minimum Pulse Width, Low	T _{BPWL}	0.8	1.5	1.7	2.0	ns, min
CLKA -> CLKB setup time for different ports	T _{BCCS}	Mr.	3.0	3.5	4.0	ns, min
77					- A1	4/43-

Notes:

TBUF Switching Characteristics

WWW.MCONE.TW	11/1/1/1/100	Y.CO.	N.Co			
Description	Symbol	Min	-6	-5 🔨	-4	Units
Combinatorial Delays	MAIN	OOY.CO	WIIM		N. A.	100 Y.C.
IN input to OUT output	T _{IO}	1000	0	0	0	ns, max
TRI input to OUT output high-impedance	T _{OFF}	0.05	0.09	0.10	0.11	ns, max
TRI input to valid data on OUT output	T _{ON}	0.05	0.09	0.10	0.11	ns, max

JTAG Test Access Port Switching Characteristics

MMM.r.	WT	WWW	MM		
Description	Symbol	-6	-5	TV -4	Units
TMS and TDI Setup times before TCK	T _{TAPTCK}	4.0	4.0	4.0	ns, min
TMS and TDI Hold times after TCK	T _{TCKTAP}	2.0	2.0	2.0	ns, min
Output delay from clock TCK to output TDO	T _{TCKTDO}	11.0	11.0	11.0	ns, max
Maximum TCK clock frequency	F _{TCK}	33	33	33	MHz, max

A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Virtex Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, with DLL

	COM		MM.T	Speed	Grade		
Description	Symbol	Device	Min	-6	-5	~-4	Units
LVTTL Global Clock Input to Output Delay using	T _{ICKOFDLL}	XCV50	1.0	3.1	3.3	3.6	ns, max
Output Flip-flop, 12 mA, Fast Slew Rate, with DLL. For data output with different standards, adjust delays with the values shown in Output Delay	ON.COM.	XCV100	1.0	3.1	3.3	3.6	ns, max
	no COM	XCV150	1.0	3.1	3.3	3.6	ns, max
Adjustments.	AM:100X:CO	XCV200	1.0	3.1	3.3	3.6	ns, max
		XCV300	1.0	3.1	3.3	3.6	ns, max
		XCV400	1.0	3.1	3.3	3.6	ns, max
		XCV600	1.0	3.1	3.3	3.6	ns, max
	MM.Ing	XCV800	1.0	3.1	3.3	3.6	ns, max
	MM.100	XCV1000	1.0	3.1	3.3	3.6	ns, max

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values For other I/O standards and different loads, see Table 2 and Table 3.
- 3. DLL output jitter is already included in the timing calculation.

Global Clock Input-to-Output Delay for LVTTL, 12 mA, Fast Slew Rate, without DLL

WWW.Ind. COM. TW	WV	W.In.	OM	Speed	Grade	MW.	OA.CO.		
Description	Symbol	Device	Min	-6	-5	-4	Units		
LVTTL Global Clock Input to Output Delay using	T _{ICKOF}	XCV50	1.5	4.6	5.1	5.7	ns, max		
Output Flip-flop, 12 mA, Fast Slew Rate, without DLL. for data output with different standards, adjust elays with the values shown in Input and Output	N	XCV100	1.5	4.6	5.1	5.7	ns, max		
	N	XCV150	1.5	4.7	5.2	5.8	ns, max		
Delay Adjustments. For I/O standards requiring V _{REF} such as GTL,	TW LTW	XCV200	1.5	4.7	5.2	5.8	ns, max		
GTL+, SSTL, HSTL, CTT, and AGO, an additional		W	TW	XCV300	1.5	4.7	5.2	5.9	ns, max
600 ps must be added.		XCV400	1.5	4.8	5.3	6.0	ns, max		
WWW.looy.CO	MILTIN	XCV600	1.6	4.9	5.4	6.0	ns, max		
WWW.took.C	DM.	XCV800	1.6	4.9	5.5	6.2	ns, max		
WWW.100X.	ONLY	XCV1000	1.7	5.0	5.6	6.3	ns, max		

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see Table 2 and Table 3.



Minimum Clock-to-Out for Virtex Devices

1.100 J. COM.	With DLL		100 x	OW.	-XN	With	out DLL	CON	TW		
I/O Standard	All Devices	V50	V100	V150	V200	V300	V400	V600	V800	V1000	Units
*LVTTL_S2	5.2	6.0	6.0	6.0	6.0	6.1	6.1	6.1	6.1	6.1	ns
*LVTTL_S4	3.5	4.3	4.3	4.3	4.3	4.4	4.4	4.4	4.4	4.4	ns
*LVTTL_S6	2.8	3.6	3.6	3.6	3.6	3.7	3.7	3.7	3.7	3.7	ns
*LVTTL_S8	2.2	3.1	3.1	3.1	3.1	3.1	3.1	3.2	3.2	3.2	ns
*LVTTL_S12	2.0	2.9	2.9	2.9	2.9	2.9	2.9	3.0	3.0	3.0	ns
*LVTTL_S16	1.9	2.8	2.8	2.8	2.8	2.8	2.8	2.9	2.9	2.9	ns
*LVTTL_S24	1.8	2.6	2.6	2.7	2.7	2.7	2.7	2.7	2.7	2.8	ns
*LVTTL_F2	2.9	3.8	3.8	3.8	3.8	3.8	3.8	3.9	3.9	3.9	ns
*LVTTL_F4	1.7	2.6	2.6	2.6	2.6	2.6	2.6	2.7	2.7	2.7	v ns
*LVTTL_F6	1.2	2.0	2.0	2.0	2.1	2.1	2.1	2.1	2.1	2.2	ns
*LVTTL_F8	1.1co	1.9	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	ns
*LVTTL_F12	1.0	1.8	1.8	1.8	1.8	1.9	1.9	1.9	1.9	1.9	ns
*LVTTL_F16	0.9	1.7	1.8	1.8	1.8	1.8	1.8	1.8	1.9	1.9	ns
*LVTTL_F24	0.9	01.7	1.7	1.7	1.8	1.8	1.8	1.8	1.8	1.9	ns
LVCMOS2	W1.1	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	2.1	ns
PCl33_3	1.5	2.4	2.4	2.4	2.4	2.4	2.4	2.5	2.5	2.5	ns
PCl33_5	1.4	2.2	2.2	2.3	2.3	2.3	2.3	2.3	2.3	2.4	ns
PCI66_3	1.1	1.9	1.9	2.0	2.0	2.0	2.0	2.0	2.1	2.1	ns
GTL	1.6	2.5	2.5	2.5	2.5	2.5	2.5	2.6	2.6	2.6	ns
GTL+	1.7	2.5	2.5	2.6	2.6	2.6	2.6	2.6	2.6	2.7	ns
HSTL I	1.1	1.9	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	ns
HSTL III	0.9	1.7	1.7	1.8	1.8	1.8	1.8	1.8	N 1.8	1.9	ns
HSTL IV	0.8	1.6	1.6	1.6	1.7	1.7	1.7	1.7	1.7	1.8	ns
SSTL2 I	0.9	1.7	1.7	1.7	1.7	1.8	1.8	1.8	1.8	1.8	ns
SSTL2 II	0.8	1.6	1.6	1.6	1.6	1.7	1.7	1.7	1.7	1.7	ns
SSTL3 I	0.8	1.6	1.7	1.7	1.7	1.7	1.7	1.7	1.8	1.8	ns
SSTL3 II	0.7	1.5	1.5	1.6	1.6	1.6	1.6	1.6	1.6	1.7	ns
CTT	1.0	1.8	1.8	1.8	1.9	1.9	1.9	1.9	1.9	2.0	ns
AGP	1.0	1.8	1.8	1.9	1.9	1.9	1.9	1.9	1.9	2.0	ns

^{*}S = Slow Slew Rate, F = Fast Slew Rate

^{1.} Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

^{2.} Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see Table 3. In all cases, an 8 pF external capacitive load is used.



Virtex Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

	MAN. Jac		Speed Grade					
Description	Symbol	Device	Min	-6	.C-5	-4	Units	
Input Setup and Hold Time Rela standards, adjust the setup time					r data input	with differer	t	
o Delay lobal Clock and IFF, with DLL	T _{PSDLL} /T _{PHDLL}	XCV50	0.40 / -0.4	1.7 /-0.4	1.8 /-0.4	2.1 /-0.4	ns, min	
	WWW WWW WWW WWW WWW WWW WWW WWW WWW WW	XCV100	0.40 /0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min	
		XCV150	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min	
		XCV200	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min	
		XCV300	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min	
		XCV400	0.40 /0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min	
	.COM.TW	XCV600	0.40 /0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min	
	Y.COM.TW	XCV800	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min	
	ON.COM.TV	XCV1000	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min	

IFF = Input Flip-Flop or Latch

Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.

^{2.} DLL output jitter is already included in the timing calculation.

^{3.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Global Clock Set-Up and Hold for LVTTL Standard, without DLL

	MAN Jun of CC	M. I	Speed Grade					
Description	Symbol	Device	Min	-6	0 -5	-4	Units	
Input Setup and Hold Time Rela standards, adjust the setup time					For data inp	ut with diffe	rent	
Full Delay Global Clock and IFF, without	T _{PSFD} /T _{PHFD}	XCV50	0.6 / 0	2.3 / 0	2.6 / 0	2.9 / 0	ns, min	
DLLW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW	WWW.10	XCV100	W 0.6 / 0	2.3 / 0	2.6 / 0	3.0 / 0	ns, min	
	WWW.	XCV150	0.6 / 0	2.4 / 0	2.7 / 0	3.1 / 0	ns, min	
	N WAL	XCV200	0.7 / 0	2.5 / 0	2.8 / 0	3.2 / 0	ns, min	
	TW WW	XCV300	0.7 / 0	2.5 / 0	2.8 / 0	3.2 / 0	ns, min	
	WITH W	XCV400	0.7 / 0	2.6 / 0	2.9 / 0	3.3 / 0	ns, min	
	M.TW Y	XCV600	0.7 / 0	2.6 / 0	2.9 / 0	3.3 / 0	ns, min	
	COM.TW	XCV800	0.7 / 0	2.7 / 0	3.1 / 0	3.5 / 0	ns, min	
	COM.TW	XCV1000	0.7 / 0	2.8 / 0	3.1 / 0	3.6 / 0	ns, min	

IFF = Input Flip-Flop or Latch

Notes: Notes:

Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.

^{2.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



DLL Timing Parameters

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

M.1003. COM.IA	Too COM.	N						
	.1001.COM.1	-XXI	6	M.10	.5 CO	M.	-4	
Description	Symbol	Min	Max	Min	Max	Min	Max	Units
Input Clock Frequency (CLKDLLHF)	FCLKINHF	60	200	60	180	60	180	MHz
Input Clock Frequency (CLKDLL)	FCLKINLF	25	100	25	90	25	90	MHz
Input Clock Pulse Width (CLKDLLHF)	T _{DLLPWHF}	2.0	· -	2.4	11.700	2.4	W	ns
Input Clock Pulse Width (CLKDLL)	T _{DLLPWLF}	2.5	a -	3.0	11.100	3.0	T.	ns

Notes:

DLL Clock Tolerance, Jitter, and Phase Information

All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

MANATON COMPANY	N.Ino. COM.		CLKDLLHF		CLKDLL		W
Description	Symbol	F _{CLKIN}	Min	Max	Min	Max	Units
Input Clock Period Tolerance	T _{IPTOL}	V.COM.	-	1.0	W.r.	1.0	ns
Input Clock Jitter Tolerance (Cycle to Cycle)	T _{IJITCC}	N.COM.	N -	± 150	M.	± 300	ps
Time Required for DLL to Acquire Lock	T _{LOCK}	> 60 MHz	-W-	20	W-W	20	μs
	WWW.1	50 - 60 MHz	TW	- 1	NAV	25	μs
	WWW	40 - 50 MHz	W	-	WEW	50	μs
	WWY	30 - 40 MHz	- TV	-		90	μs
	VVV	25 - 30 MHz	W.	W -	-//	120	μs
Output Jitter (cycle-to-cycle) for any DLL Clock Output ⁽¹⁾	T _{OJITCC}	VW.100V.C	OM.	± 60		± 60	ps
Phase Offset between CLKIN and CLKO ⁽²⁾	T _{PHIO}	MANTA	COM	± 100		± 100	ps
Phase Offset between Clock Outputs on the DLL ⁽³⁾	T _{PHOO}	MM.m	COM	± 140		± 140	ps
Maximum Phase Difference between CLKIN and CLKO ⁽⁴⁾	T _{PHIOM}	WWW.100	V.CO	± 160	K	± 160	ps
Maximum Phase Difference between Clock Outputs on the DLL ⁽⁵⁾	T _{PHOOM}	WWW.10	00¥.C	± 200		± 200	ps

- 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter.
- 3. Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- 4. Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter).
- 5. **Maximum Phase Difference between Clock Outputs on the DLL** is the sum of Output Jitter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (*excluding* input clock jitter).
- 6. All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).

All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).



Period Tolerance: the allowed input clock period change in nanoseconds.




Figure 1: Frequency Tolerance and Clock Jitter

Revision History

Date	Version	Revision		
11/98	1.0	Initial Xilinx release.		
01/99	1.2	Updated package drawings and specs.		
02/99	1.3	Update of package drawings, updated specifications.		
05/99	1.4	Addition of package drawings and specifications.		
05/99	1.5	Replaced FG 676 & FG680 package drawings.		
07/99	07/99 1.6 Changed Boundary Scan Information and changed Figure 11, Boundary Scan E Sequence. Updated IOB Input & Output delays. Added Capacitance info for diffe Standards. Added 5 V tolerant information. Added DLL Parameters and wavefor new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output Setup and Hold. Changed Configuration Information including Figures 12, 14, 11 Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. UIOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Standard IOB Input Switching Characteristics Standard Adjustments.			
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} .		
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43.		



Date	Version	Revision
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram.
04/02/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See the Virtex Data Sheet section.
04/19/01	2.6	Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors.
07/19/01	2.7	Under Absolute Maximum Ratings, changed (T _{SOL}) to 220 °C.
07/26/01	2.8	Removed T _{SOL} parameter and added footnote to Absolute Maximum Ratings table.
10/29/01	2.9	 Updated the speed grade designations used in data sheets, and added Table 1, which shows the current speed grade designation for each device.
02/01/02	3.0	Added footnote to DC Input and Output Levels table.
07/19/02	3.1	 Removed mention of MIL-M-38510/605 specification. Added link to xapp158 from the Power-On Power Supply Requirements section.
09/10/02	3.2	Added Clock CLK to IOB Input Switching Characteristics and IOB Output Switching Characteristics.

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: **Introduction and Ordering Information (Module 1)**
- DS003-2, Virtex 2.5V FPGAs: WWW.100Y.COM.TW **Functional Description (Module 2)**
- DS003-3, Virtex 2.5V FPGAs: WWW.100Y.COM DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: **Pinout Tables (Module 4)** WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.T

WW.100Y



100X.COM.

WWW.100Y.CON.T

WWW.100



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-4 (v2.8) July 19, 2002

Production Product Specification

Virtex Pin Definitions

Table 1: Special Purpose Pins

Pin Name	Dedicated Pin	Direction	Description
GCK0, GCK1, GCK2, GCK3	Yes	Input	Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.
M0, M1, M2	Yes	Input	Mode pins are used to specify the configuration mode.
CCLK	Yes	Input or Output	The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care.
PROGRAM	Yes	Input	Initiates a configuration sequence when asserted Low.
DONE	Yes	Bidirectional	Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.
INIT WWY	No	Bidirectional (Open-drain)	When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.
BUSY/ DOUT	M. 100 X. CO	Output	In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.
D0/DIN, D1, D2, D3, D4, D5, D6, D7	No No	Input or Output	In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained. In bit-serial modes, DIN is the single data input. This pin becomes a user I/O after configuration.
WRITE	No	Input	In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.
CS	No	Input	In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.
TDI, TDO, TMS, TCK	Yes	Mixed	Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.
DXN, DXP	Yes	N/A	Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)
V _{CCINT}	Yes	Input	Power-supply pins for the internal core logic.
V _{CCO}	Yes	Input	Power-supply pins for the output drivers (subject to banking rules)
V _{REF}	No	Input	Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).
GND	Yes	Input	Ground

^{© 1999-2002} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Virtex Pinout Information

Pinout Tables

See www.xilinx.com for updates or additional pinout information. For convenience, Table 2, Table 3 and Table 4 list the locations of special-purpose and power-supply pins. Pins not listed are either user I/Os or not connected, depending on the device/package combination. See the Pinout Diagrams starting on page 17 for any pins not listed for a particular part/package combination.

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages)

Pin Name	Device	CS144	TQ144	PQ/HQ240
GCK0	All	K7	90	92
GCK1	All	M7	93	89
GCK2	All	A7 CC	19	210
GCK3	All	A6 C	16	213
M0	All	M1	110	60
M1	All	L2	112	58
M2	All	N2	108	62
CCLK	AllCO	B13	38	179
PROGRAM	All CO	L12	72	122
DONE	All	M12	74 CO	120
INIT	All	L13	71 COM	123
BUSY/DOUT	All CO	C11	39	178
D0/DIN	All	C12	40	177
D1	All	E10	45	167
D2	All	E12	47	163
D3	All	F11	51	156
D4	All	H12	59	145
D5	All	J13	63	138
D6	All	J11	65	134
D7	All	K10	70	124
WRITE	All	C10	32	185
CS	All	D10	33	184
TDI	All	A11	34	183
TDO	All	A12	36	181
TMS	All	B1	143	2
TCK	All	C3	2	239
V _{CCINT}	All	A9, B6, C5, G3, G12, M5, M9, N6	10, 15, 25, 57, 84, 94, 99, 126	16, 32, 43, 77, 88, 104, 137, 148, 164, 198, 214, 225



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
Vcco y COM TW N 100 y COM TW N 100 y COM TW N 100 y COM TW N 100 y COM	All WWW	Banks 0 and 1: A2, A13, D7 Banks 2 and 3: B12, G11, M13 Banks 4 and 5: N1, N7, N13 Banks 6 and 7: B2, G2, M2	No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128	No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240
V _{REF} Bank 0	XCV50	C4, D6	5, 13	218, 232
(V _{REF} pins are listed	XCV100/150	+ B4	+ 7	+ 229
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 236
the required device	XCV400	N/A	N/A	+ 215
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 230
package.)	XCV800	N/A	N/A	+ 222
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	V.COM.TW	MAM.100, MAM	OX.COM.TW	WWW.100Y.COM.TW
V _{REF} Bank 1	XCV50	A10, B8	22, 30	191, 205
(V _{REF} pins are listed	XCV100/150	+ D9	+ 28	+ 194
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 187
the required device	XCV400	N/A	N/A	+ 208
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 193
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A	NA N/A N/A N/A N/A N/A N/A N/A N/A N/A N	+ 201
V _{REF} Bank 2	XCV50	D11, F10	42, 50	157, 171
(V _{REF} pins are listed	XCV100/150	+ D13	+ 44	+ 168
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 175
the required device	XCV400	N/A	N/A	+ 154
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 169
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ 161



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V _{REF} , Bank 3	XCV50	H11, K12	60, 68	130, 144
V _{REF} pins are listed	XCV100/150	+ J10	+ 66	+ 133
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)	XCV200/300	N/A	N/A	+ 126
	XCV400	N/A	N/A	+ 147
	XCV600	N/A	N/A	+ 132
	XCV800	N/A	N/A	+ 140
Vithin each bank, if nput reference voltage	W WI		TW WWW.	ONT.COM.TW
s not required, all	WIN W		WWW.	MOX.COM.TW
V _{REF} pins are general /O.	DM.TW		M.TW WWW	V. OOY.COM.TW
V _{REF} , Bank 4	XCV50	L8, L10	79, 87	97, 111
(V _{REF} pins are listed	XCV100/150	+ N10	+ 81	+ 108
ncrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+115
he required device	XCV400	N/A	N/A	+ 94
and all smaller devices sted in the same	XCV600	N/A	N/A	+ 109
package.)	XCV800	N/A	N/A	+ 101
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	M.100X.COW.		100X.COM.TW	WWW.100Y.COM.T
V _{REF} , Bank 5	XCV50	L4, L6	96, 104	70, 84
V _{REF} pins are listed	XCV100/150	+ N4	+ 102	+ 73
ncrementally. Connect	XCV200/300	N/A	N/A	+ 66
he required device	XCV400	N/A	N/A	+ 87
and all smaller devices isted in the same	XCV600	N/A	N/A	+ 72
package.)	XCV800	N/A	N/A	+ 80
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	MAM.TO.	Y.COM.TW Y.COM.TW DOY.COM.TW	WWW.100Y.COM	



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V _{REF} , Bank 6	XCV50	H2, K1	116, 123	36, 50
(V _{REF} pins are listed	XCV100/150	+ J3	+ 118	+ 47
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 54
the required device	XCV400	N/A	N/A	+ 33
and all smaller devices illisted in the same	XCV600	N/A	N/A	+ 48
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	NWW.1007.COM	N/A WWW.100	+ 40
V _{REF} , Bank 7	XCV50	D4, E1	133, 140	9, 23
(V _{REF} pins are listed incrementally. Connect all pins listed for both the required device	XCV100/150	+ D2	+ 138	+ 12
	XCV200/300	N/A	N/A	+ 5
	XCV400	N/A	N/A	+ 26
and all smaller devices isted in the same	XCV600	N/A	N/A	+ 11
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A WWW.	N/A N/A N/A N/A N/A N/A N/A N/A	+ 19
GND	All CC	A1, B9, B11, C7, D5, E4, E11, F1, G10, J1, J12, L3, L5, L7, L9, N12	9, 18, 26, 35, 46, 54, 64, 75, 83, 91, 100, 111, 120, 129, 136, 144,	1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233



Table 3: Virtex Pinout Tables (BGA)

Pin Name	Device	BG256	BG352	BG432	BG560
GCK0	Ally	Y11	AE13	AL16	AL17
GCK1	All	Y10	AF14	AK16	AJ17
GCK2	All	A10	B14	A16	D17
GCK3	All	B10	D14	D17	A17
MO CONTRACTOR	All	Y1	AD24	AH28	AJ29
M1VV.	All	U3	AB23	AH29	AK30
M2 ((())	All	W2	AC23	AJ28	AN32
CCLK	All	B19	√/ C3 √/	D4	C4
PROGRAM	All	Y20	AC4	AH3	AM1
DONE	All All	W19	AD3	AH4	AJ5
INIT WWW.	All W	U18	AD2	AJ2	AH5
BUSY/DOUT	All MI	D18	E4	D3	D4
D0/DIN	COM. All	C19	D3	C2	E4
D1	All	E20	G1	K4	≪.CO K3
D2	All	G19	CO J3	K2	C L4
D3	All	J19	M3	P4	P3
D4	All	M19	R3	V4	W4
D5	100 All	P19	U4	AB1	AB5
D6	All	T20	V3	AB3	AC4
D7	All	V19	AC3	AG4	AJ4
WRITE	All	A19	D5_0\\	B4	D6
cs	All	B18	N.10 C4	D5	A2
TDI	All M.T.	C17	B3	B3	D5
TDO	W.100Y All	A20	D4	C4	E6
TMS	W AII OM.	D3	D23	D29	B33
TCK	MINION	A1	C24	D28	E29
DXN	All	W3	AD23	AH27	AK29
DXP	All	V4	AE24	AK29	AJ28



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
VCCINT Notes: Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type. In BG352, for XCV300 all the VCCINT pins in the superset must be connected. For XCV150/200, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG432, for XCV400/600/800 all VCCINT pins in the superset must be connected. For XCV300, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG560, for XCV800/1000 all VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the subset must be	XCV50/100	C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10	N/A	N/A	N/A
	XCV150/200/300	Same as above	A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, B16, D12, L1, L25, R23, T1, AF11, AF16	A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, B26, C7, F1, F30, AE29, AF1, AH8, AH24	N/A TW N.TW N.TW N.TW OM.TW COM.TW
	XCV400/600/800/1000	N/A	N/A COM TW COM COM TW C	Same as above	A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25,
connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)	W.100Y.COM.TW	WWW	W.100Y.CON W.100Y.COV	M.TW W	B12, C22, M3, N29, AB2, AB32, AJ13, AL22
V _{CCO} , Bank 0	All OMATIV	D7, D8	A17, B25, D19	A21, C29, D21	A22, A26, A30, B19, B32
V _{CCO} , Bank 1	All COM.	D13, D14	A10, D7, D13	A1, A11, D11	A10, A16, B13, C3, E5
V _{CCO} , Bank 2	All	G17, H17	B2, H4, K1	C3, L1, L4	B2, D1, H1, M1, R2
V _{CCO} , Bank 3	WWWAII CON	N17, P17	P4, U1, Y4	AA1, AA4, AJ3	V1, AA2, AD1, AK1, AL2
V _{CCO} , Bank 4	All 100 Y.C.	U13, U14	AC8, AE2, AF10	AH11, AL1, AL11	AM2, AM15, AN4, AN8, AN12
V _{CCO} , Bank 5	All MANY TOOK S	U7, U8	AC14, AC20, AF17	AH21, AJ29, AL21	AL31, AM21, AN18, AN24, AN30
V _{CCO} , Bank 6	All	N4, P4	U26, W23, AE25	AA28, AA31, AL31	W32, AB33, AF33, AK33, AM32



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V _{CCO} , Bank 7	All CO	G4, H4	G23, K26, N23	A31, L28, L31	C32, D33, K33 N32, T33
V _{REF} , Bank 0	XCV50	A8, B4	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input	XCV100/150	+ A4	A16,C19, C21	N/A	N/A
	XCV200/300	+ A2	+ D21	B19, D22, D24, D26	N/A
	XCV400	N/A	N/A	+ C18	A19, D20, D26, E23, E27
reference voltage is not	XCV600	N/A	N/A	+ C24	+ E24
required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ B21	+ E21
MAN TOOK COW	XCV1000	N/A	N/A	N/A	+ D29
V _{REF} , Bank 1	XCV50	A17, B12	N/A	N/A	N/A
VREF pins are listed ncrementally. Connect all pins listed for both the	XCV100/150	+ B15	B6, C9, C12	N/A	N/A
required device and all smaller devices listed in the	XCV200/300	+ B17	+ D6	A13, B7, C6, C10	N/A
Same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are	XCV400 XCV600	N/A N/A	N/A N/A	+ B15	A6, D7, D11, D16, E15 + D10
general I/O.	XCV800	N/A	N/A	+ B12	+ D13
WWW.	XCV1000	N/A	N/A	N/A	+ E7
V _{REF} , Bank 2	XCV50	C20, J18	N/A	N/A	N/A
V _{REF} pins are listed ncrementally. Connect all bins listed for both the	XCV100/150	+ F19	E2, H2, M4	N/A	N/A
required device and all smaller devices listed in the	XCV200/300	+ G18	+ D2	E2, G3, J2, N1	N/A
same package.) Within each bank, if input reference voltage is not	XCV400	N/A	N/A	+ R3	G5, H4, L5, P4, R1
required, all V _{REF} pins are	XCV600	N/A	N/A	C.D.+ H1	+ K5
general I/O.	XCV800	N/A	N/A	+ M3	+ N5
	XCV1000	N/A	N/A	N/A	+ B3



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V _{REF} , Bank 3	XCV50	M18, V20	N/A	N/A	N/A
(V _{REF} pins are listed	XCV100/150	+ R19	R4, V4, Y3	N/A	N/A
incrementally. Connect all pins listed for both the required device and all	XCV200/300	+ P18	+ AC2	V2, AB4, AD4, AF3	N/A
smaller devices listed in the same package.)	XCV400	N/A	N/A	+ U2	V4, W5, AD3, AE5, AK2
Within each bank, if input	XCV600	N/A	N/A	+ AC3	+ AF1
reference voltage is not required, all V _{REF} pins are	XCV800	N/A	N/A	+ Y3	+ AA4
general I/O.	XCV1000	N/A	N/A	N/A	+ AH4
V _{REF} , Bank 4	XCV50	V12, Y18	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect all	XCV100/150	+ W15	AC12, AE5, AE8,	N/A	N/A
pins listed for both the required device and all smaller devices listed in the	XCV200/300	+ V14	+ AE4	AJ7, AL4, AL8, AL13	N/A
smaller devices listed in the same package.) Within each bank, if input reference voltage is not	XCV400	N/A	N/A	+ AK15	AL7, AL10, AL16, AM4, AM14
required, all V _{REF} pins are	XCV600	N/A	N/A	+ AK8	+ AL9
general I/O.	XCV800	N/A	N/A	+ AJ12	+ AK13
M 1.	XCV1000	N/A	N/A	N/A	+ AN3
V _{REF} , Bank 5	XCV50	V9, Y3	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the	XCV100/150 XCV200/300	+ W6	AC15, AC18, AD20 + AE23	N/A AJ18, AJ25, AK23, AK27	N/A N/A
same package.) Within each bank, if input reference voltage is not	XCV400	N/A	N/A	+ AJ17	AJ18, AJ25, AL20, AL24, AL29
required, all V _{REF} pins are openeral I/O.	XCV600	N/A	N/A	+ AL24	+ AM26
	XCV800	N/A	N/A	+ AH19	+ AN23
	XCV1000	N/A	N/A	N/A	+ AK28
V _{REF} , Bank 6	XCV50	M2, R3	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect all	XCV100/150	+ T1	R24, Y26, AA25,	N/A	N/A
pins listed for both the required device and all smaller devices listed in the	XCV200/300	+ T3	+ AD26	V28, AB28, AE30, AF28	N/A
same package.) Within each bank, if input	XCV400	N/A	N/A	+ U28	V29, Y32, AD31, AE29, AK32
reference voltage is not	XCV600	N/A	N/A	+ AC28	+ AE31
required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ Y30	+ AA30
g	XCV1000	N/A	N/A	N/A	+ AH30



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V _{REF} , Bank 7	XCV50	G3, H1	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect all pins listed for both the	XCV100/150	+ D1	D26, G26, L26	N/A	N/A
required device and all smaller devices listed in the same package.)	XCV200/300	+ B2	+ E24	F28, F31, J30, N30	N/A
Within each bank, if input reference voltage is not required, all V _{BFF} pins are	XCV400	N/A	N/A	+ R31	E31, G31, K31, P31, T31
general I/O.	XCV600	N/A	N/A	+ J28	+ H32
	XCV800	N/A	N/A	+ M28	+ L33
	XCV1000	N/A	N/A	N/A	+ D31
GND WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.WWW.100Y.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.100Y.WW.WW.W.W.W.W.W.WW.W.W	All WWY MIW MIW MIW MIW MIW MIW MIW	C3, C18, D4, D5, D9, D10, D11, D12, D16, D17, E4, E17, J4, J17, K4, K17, L4, L17, M4, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18	A1, A2, A5, A8, A14, A19, A22, A25, A26, B1, B26, E1, E26, H1, H26, N1, P26, W1, W26, AB1, AB26, AE1, AF2, AF5, AF8, AF13, AF19, AF22, AF25, AF26	A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9 AL14, AL18 AL23, AL25, AL29, AL30	A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33
GND ⁽¹⁾	WWW.100Y.COM WWW.100Y.COM WWW.100Y.COM WWW.100Y.COM WWW.100Y.COM	J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, M10, M11, M12	N/A	N/A N/COM.TW	N/A
No Connect	All	N/A	N/A	N/A	C31, AC2, AK4, AL3

Notes:

1. 16 extra balls (grounded) at package center.



Table 4: Virtex Pinout Tables (Fine-Pitch BGA)

Pin Name	Device	FG256	FG456	FG676	FG680
GCK0	All	CN8	W12	AA14	AW19
GCK1	All	R8	Y11	AB13	AU22
GCK2	All	C9	A11	C13	N D21
GCK3	All	B8	C11 NV	E13	A20
MO NO COMP	All	N3	AB2	AD4	AT37
M1 COM	All NV	P2	U5 V	W7	AU38
M2 CO	All	R3	Y4	AB6	AT35
CCLK	All	D15	B22	D24	E4
PROGRAM	All	P15	W20	AA22	AT5
DONE	All	R14	Y19	AB21	AU5
INIT WWW.100	All	N15	V19	Y21	AU2
BUSY/DOUT	All	C15	C C21	E23	E3
D0/DIN	All	D14	D20	F22	Y. C2
D1 WWW.10	COAII	E16	H22	K24	P4
D2 WWW.	COAII	F15	H20	K22	P3
D3	CAII	G16	K20	M22	100 R1
D4	All	J16	N22	R24	AD3
D5	All	M16	R21	U23 W	AG2
D6	AIL	N16	T22	V24	AH1
D7	All CO	N14	Y21	AB23	AR4
WRITE	All CO	C13	A20	C22	B4
CS	All CO	B13	C19	E21	D5
TDI	All CC	A15	B20	D22	B3 00 V
TDO	All C	B14	A21	C23	C4
TMS	All	D3	D3	F5	E36
TCK	All	C4	C4	E6	C36
DXN	All	R4	Y5	AB7	AV37
DXP	All	P4	V6	Y8	AU35



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
VCCINT	WAIIN WWW.100 WWW.100 WWW.100 WWW.100 WWW.100 WWW.100 WWW.100 WWW.100	C3, C14, D4, D13, E5, E12, M5, M12, N4, N13, P3, P14	E5, E18, F6, F17, G7, G8, G9, G14, G15, G16, H7, H16, J7, J16, P7, P16, R7, R16, T7, T8, T9, T14, T15, T16, U6, U17, V5, V18	G7, G20, H8, H19, J9, J10, J11, J16, J17, J18, K9, K18, L9, L18, T9, T18, U9, U18, V9, V10, V11, V16, V17, V18, W8, W19, Y7, Y20	AD5, AD35, AE5, AE35, AL5, AL35, AM5, AM35, AR8, AR9, AR15, AR16, AR24, AR25, AR31, AR32, E8, E9, E15, E16, E24, E25, E31, E32, H5, H35, J5, J35, R5, R35, T5, T35
V _{CCO} , Bank 0	OMATIVALI	E8, F8	F7, F8, F9, F10 G10, G11	H9, H10, H11, H12, J12, J13	E26, E27, E29, E30, E33, E34
V _{CCO} , Bank 1	All	E9, F9	F13, F14, F15, F16, G12, G13	H15, H16, H17, H18, J14, J15	E6, E7, E10, E11, E13, E14
V _{CCO} , Bank 2	Y.COM AII	H11, H12	G17, H17, J17, K16, K17, L16	J19, K19, L19, M18, M19, N18	F5, G5, K5, L5, N5, P5
V _{CCO} , Bank 3	All TV	J11, J12	M16, N16, N17, P17, R17, T17	P18, R18, R19, T19, U19, V19	AF5, AG5, AN5, AK5, AJ5, AP5
V _{CCO} , Bank 4	100X CAII	L9. M9	T12, T13, U13, U14, U15, U16,	V14, V15, W15, W16, W17, W18	AR6, AR7, AR10, AR11, AR13, AR14
V _{CCO} , Bank 5	W.100YAII	L8, M8	T10, T11, U7, U8, U9, U10	V12, V13, W9,W10, W11, W12	AR26, AR27, AR29, AR30, AR33, AR34
V _{CCO} , Bank 6	WW.100Y.CON	J5, J6	M7, N6, N7, P6, R6, T6	P9, R8, R9, T8, U8, V8	AF35, AG35, AJ35, AK35, AN35, AP35
V _{CCO} , Bank 7	WWW.All	H5, H6	G6, H6, J6, K6, K7, L7	J8, K8, L8, M8, M9, N9	F35, G35, K35, L35, N35, P35
V _{REF} Bank 0	XCV50	B4, B7	N/A	N/A	N/A
(VREF pins are listed	XCV100/150	+ C6	A9, C6, E8	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ A3	+ B4	N/A	N/A
the required device and all smaller devices	XCV400	N/A	N/A	A12, C11, D6, E8, G10	
listed in the same package.)	XCV600	N/A	N/A	+ B7	A33, B28, B30, C23, C24, D33
Within each bank, if input reference voltage	XCV800	N/A	N/A	+ B10	+ A26
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D34



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V _{REF} Bank 1	XCV50	B9, C11	N/A	N/A	N/A
VREF pins are listed	XCV100/150	+ E11	A18, B13, E14	N/A	N/A
ncrementally. Connect - all pins listed for both	XCV200/300	+ A14	+ A19	N/A	N/A
he required device and all smaller devices	XCV400	N/A COM	N/A	A14, C20, C21, D15, G16	N/A
isted in the same backage.) Within each bank, if	XCV600	N/A	N/A	+ B19	B6, B8, B18, D11, D13, D17
nput reference voltage	XCV800	N/A	N/A	+ A17	+ B14
s not required, all V _{REF} bins are general I/O.	XCV1000	N/A	N/A	N/A	+ B5
/ _{REF} , Bank 2	XCV50	F13, H13	N/A	N/A	N/A
V _{REF} pins are listed	XCV100/150	+ F14	F21, H18, K21	N/A	N/A
ncrementally. Connect all pins listed for both	XCV200/300	+ E13	+ D22	N/A	N/A
the required device and all smaller devices	XCV400	N/A	N/A	F24, H23, K20, M23, M26	N/A
isted in the same package.)	XCV600	N/A	N/A	+ G26	G1, H4, J1, L2 V5, W3
Within each bank, if https://example.com/	XCV800	N/A	N/A	+ K25	+ N1
s not required, all V _{REF} bins are general I/O.	XCV1000	N/A	N/A	N/A	+ D2
/ _{REF} Bank 3	XCV50	K16, L14	N/A	N/A	N/A
V _{REF} pins are listed	XCV100/150	+ L13	N21, R19, U21	N/A	N/A
ncrementally. Connect	XCV200/300	+ M13	+ U20	N/A	N/A
the required device and all smaller devices listed in the same package.)	XCV400	N/A	N/A	R23, R25, U21, W22, W23	N/A
	XCV600	N/A	N/A	+ W26	AC1, AJ2, AK3 AL4, AR1, Y1
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ U25	+ AF3
	XCV1000	N/A	N/A	N/A	+ AP4

WWW.100Y.COM.TW



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

/ _{REF} , Bank 4	Device	FG256	FG456	FG676	FG680
REF Dally 4	XCV50	P9, T12	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect	XCV100/150	C + T11	AA13, AB16, AB19	N/A	N/A
all pins listed for both he required device and	XCV200/300	+ R13	+ AB20	N/A	N/A
all smaller devices sted in the same package.)	XCV400	N/A	N/A	AC15, AD18, AD21, AD22, AF15	N/A
Vithin each bank, if nput reference voltage is not required, all V _{REF}	XCV600	N/A	N/A	+ AF20	AT19, AU7, AU17, AV8, AV10, AW11
oins are general I/O.	XCV800	N/A	N/A	+ AF17	+ AV14
WWW.100X.C.	XCV1000	N/A	N/A	N/A	+ AU6
/ _{REF} , Bank 5	XCV50	T4, P8	N/A	N/A	N/A
V _{REF} pins are listed	XCV100/150	+ R5	W8, Y10, AA5	N/A	N/A
ncrementally. Connect	XCV200/300	+ T2	+ Y6	N/A	N/A
he required device and all smaller devices	XCV400	N/A	N/A	AA10, AB8, AB12, AC7, AF12	N/A
listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF}	XCV600 XCV800	N/A N/A	N/A N/A	+ AF8 + AE10	AT27, AU29, AU31, AV35, AW21, AW23 + AT25
oins are general I/O.	XCV1000	N/A	N/A	N/A	+ AV36
/ _{REF} Bank 6	XCV50	J3, N1	N/A	N/A	N/A
V _{REF} pins are listed	XCV100/150	+ M1	N2, R4, T3	N/A	N/A
ncrementally. Connect Il pins listed for both	XCV200/300	+ N2	+ Y1	N/A	N/A
he required device and all smaller devices	XCV400	N/A	N/A	AB3, R1, R4, U6, V5	N/A
listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF}	XCV600	N/A OM TW	N/A	Y COM Y Y	AB35, AD37, AH39, AK39, AM39, AN36
	XCV800	N/A	N/A	+ U2	+ AE39
	XCV1000	N/A	N/A	N/A	+ AT39



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V _{REF} , Bank 7	XCV50	C1, H3	N/A	N/A	N/A
(V _{REF} pins are listed	XCV100/150	C + D1	E2, H4, K3	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ B1	+ D2	N/A	N/A
the required device and all smaller devices	XCV400	N/A	N/A	F4, G4, K6, M2, M5	N/A
isted in the same package.)	XCV600	N/A	N/A	+ H1	E38, G38, L36, N36, U36, U38
Within each bank, if input reference voltage	XCV800	N/A	N/A	+ K1	+ N38
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ F36
GND WWW.100%.CC	M	X.COM.TW	M MM	U15, U16, U17,	A1, A2, A3, A37 A38, A39, AA5 AA35, AH4, AH5, AH35, AH36, AR5, AR12, AR19, AR20, AR21, AR28, AR35, AT4, AT12, AT20 AT28, AT36, AU1, AU3, AU20 AU37, AU39, AV1, AV2, AV38 AV39, AW1, AW2, AW3, AW37, AW38, AW39, B1, B2, B38, B39, C1, C3, C20, C37, C39, D4, D12, D20, D28, D36 E5, E12, E19, E20, E21, E28, E35, M4, M5, M35, M36, W5, W35, Y3, Y4, Y5 Y35, Y36, Y37



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
No Connect (No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.)	XCV800	N/A N Y COM TO NY COM TO NOV COM 100Y COM 100Y COM 100Y COM 100Y COM 100Y COM 100Y COM	N/A	A2, A3, A15, A25, B1, B6, B11, B16, B21, B24, B26, C1, C2, C25, C26, F2, F6, F21, F25, L2, L25, N25, P2, T2, T25, AA2, AA6, AA21, AA25, AD1, AD2, AD25, AE1, AE3, AE6, AE11, AE14, AE16, AE21, AE24, AF25	N/A
	XCV600	N/A	N/A	same as above	N/A
	XCV400	N/A	CONA NA NA NA NA NA NA NA NA NA	+ A9, A10, A13, A16, A24, AC1, AC25, AE12, AE15, AF3, AF10, AF11, AF13, AF14, AF16, AF18, AF23, B4, B12, B13, B15, B17, D1, D25, H26, J1, K26, L1, M1, M25, N1, N26, P1, P26, R2, R26, T1, T26, U26, V1	COMNANT COM TWO COM TW
	XCV300	N/A	D4, D19, W4, W19	N/A	N/A
	XCV200	N/A MIN MIN OMIN COMIN COMIN COMIN COMIN COMIN	+ A2, A6, A12, B11, B16, C2, D1, D18, E17, E19, G2, G22, L2, L19, M2, M21, R3, R20, U3, U18, Y22, AA1, AA3, AA11, AA16, AB7, AB12, AB21,	OW N/A COM TW COM TW OX COM TW OX COM TW	N/A
	XCV150	N/A	+ A13, A14, C8, C9, E13, F11, H21, J1, J4, K2, K18, K19, M17, N1, P1, P5, P22, R22, W13, W15, AA9, AA10, AB8, AB14	N/A	N/A



Pinout Diagrams

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

Symbol	Pin Function				
*	General I/O				
*	Device-dependent general I/O, n/c on smaller devices				
V	V _{CCINT}				
V	Device-dependent V _{CCINT} , n/c on smaller devices				
0	V _{CCO}				
R	V _{REF}				
r	Device-dependent V _{REF} remains I/O on smaller devices				
G	Ground				
Ø, 1, 2, 3	Global Clocks				

Table 5: Pinout Diagram Symbols (Continued)

Pin Function
M0, M1, M2
D0/DIN, D1, D2, D3, D4, D5, D6, D7
DOUT/BUSY
DONE
PROGRAM
INIT WWW.COM
CCLK
WRITE
CS WWW.COM.TW
Boundary-scan Test Access Port
Temperature diode, anode
Temperature diode, cathode
No connect

CS144 Pin Function Diagram




Figure 1: CS144 Pin Function Diagram



TQ144 Pin Function Diagram




Figure 2: TQ144 Pin Function Diagram



PQ240/HQ240 Pin Function Diagram




Figure 3: PQ240/HQ240 Pin Function Diagram



BG256 Pin Function Diagram




Figure 4: BG256 Pin Function Diagram



BG352 Pin Function Diagram





Figure 5: BG352 Pin Function Diagram



BG432 Pin Function Diagram




DS003_21_100300

Figure 6: BG432 Pin Function Diagram



BG560 Pin Function Diagram



DS003_22_100300

Figure 7: BG560 Pin Function Diagram



FG256 Pin Function Diagram




Figure 8: FG256 Pin Function Diagram



FG456 Pin Function Diagram




Figure 9: FG456 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.



FG676 Pin Function Diagram




Figure 10: FG676 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.



FG680 Pin Function Diagram




Figure 11: FG680 Pin Function Diagram

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Revision History

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6 1.6 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7/.C	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43.
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18. Corrected BG256 Pin Function Diagram.
04/02/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See section Virtex Data Sheet, below.
04/19/01	2.6	Corrected pinout information for FG676 device in Table 4. (Added AB22 pin.)
07/19/01	2.7	 Clarified V_{CCINT} pinout information and added AE19 pin for BG352 devices in Table 3. Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7.
07/19/02	2.8	Changed pinouts listed for GND in TQ144 devices (see Table 2).

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: <u>Functional Description (Module 2)</u>

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)