



## Precision Voltage Reference

#### **FEATURES**

+2.5 V Output, ± 0.25 mV (.01%)

◆ Temperature Drift: 0.6 ppm/°c

♦ Low Noise: 1.5 μV<sub>PP</sub> (0.1Hz-10Hz)

♦ Low Thermal Hysteresis: 1 ppm Typical

♦ ±15 mA Output Source and Sink Current

◆ Excellent Line Regulation: 5 ppm/V Typical

◆ Optional Noise Reduction and Voltage Trim

◆ Industry Standard Pinout: 8-pin DIP or

Surface Mount Package

#### **APPLICATIONS**

The VRE3025 is recommended for use as a reference for 14, 16, or 18 bit data converters which require an external precision reference. The device is also ideal for calibrating scale factor on high resolution data converters. The VRE3025 offers superior performance over monolithic references.

#### DESCRIPTION


The VRE3025 is a low cost, high precision +2.5 V reference that operates from +10 V. The device features a buried zener for low noise and excellent long term stability. Packaged in either an 8-pin DIP or SMT option, the device is ideal for high resolution data conversion systems.

The device provides ultrastable  $\pm 2.5$  V output with  $\pm 0.25$  mV (.01%) initial accuracy and a temperature coefficient of 0.6 ppm/°C. This improvement in accuracy is made possible by a unique, patented multipoint laser compensation technique. Significant improvements have been made in other performance parameters as well, including initial accuracy, warm-up drift, line regulation, and long-term stability, making the VRE3025 series the most accurate reference available.

For enhanced performance, the VRE3025 has an external trim option for users who want less than 0.01% initial error. For ultra low noise applications, an external capacitor can be attached between the noise reduction pin and the ground pin.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### Figure 1. BLOCK DIAGRAM



#### **SELECTION GUIDE**

Model	Initial Error (mV)	Temp. Coeff. (ppm/°C)	Temp. Range (°C)	Package Options
VRE3025AS	0.250	0.6	0°C to +70°C	SMT8 (GF)
VRE3025AD	0.250	0.6	0°C to +70°C	DIP8 (KD)
VRE3025BS	0.375	1.0	0°C to +70°C	SMT8 (GF)
VRE3025BD	0.375	1.0	0°C to +70°C	DIP8 (KD)
VRE3025CS	0.500	2.0	0°C to +70°C	SMT8 (GF)
VRE3025CD	0.500	2.0	0°C to +70°C	DIP8 (KD)
VRE3025JS	0.250	0.6	-40°C to +85°C	SMT8 (GF)
VRE3025JD	0.250	0.6	-40°C to +85°C	DIP8 (KD)
VRE3025LS	0.500	2.0	-40°C to +85°C	SMT8 (GF)



8-pin Surface Mount Package Style GF



8-pin DIP Package Style KD





# 1. CHARACTERISTICS AND SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

Power Supply	0.3V to +40V
OUT, TRIM	0.3V to +12V
NR	0.3V to +6V
Operating Temp. (A,B,C)	0°C to +70°C
Operating Temp. (J,L)	40°C to +85°C

#### **ELECTRICAL SPECIFICATIONS**

 $V_{PS}$  =±15V, T = +25°C,  $R_L$  = 10K $\Omega$  Unless Otherwise Noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Input Voltage	V <sub>IN</sub>	D. 180	+8	100	+36	V
Output Voltage (Note 1)	V <sub>out</sub>	VRE3025A/J	+2.4998	+2.500	+2.5003	O V
		VRE3025B	+2.4996	+2.500	+2.5004	
		VRE3025C/L	+2.4995	+2.500	+2.5005	
Output Voltage Temperature Coefficient (Note 2)	TCV <sub>out</sub>	VRE3025A/J		0.3	0.6	ppm/°C
		VRE3025B		0.5	1.0	
	4	VRE3025C/L		1.0	2.0	
Trim Adjustment Range	$\Delta V_{OUT}$	Figure 3		±2.5		mV
Turn-On Settling Time	T <sub>on</sub>	To 0.01% of final value	No. O.	2	4 14	μs
Output Noise Voltage	e <sub>n</sub>	0.1Hz < f < 10Hz		1.5		μVp-p
		10Hz < f < 1kHz	~03° (;)	1.5	3.0	$\mu V_{_{RMS}}$
Temperature Hysterisis		Note 4		1		ppm
Long Term Stability	$\Delta V_{OUT/t}$	4. 4. 00	46	6	4	ppm/1000hrs.
Supply Current	I <sub>IN</sub>	4, 4, 6	2,70	3.5	4.0	mA
Load Regualtion	$\Delta V_{OUT} / \Delta I_{OUT}$	Sourcing: 0mA ≤ I <sub>OUT</sub> ≤ 15mA	100,1	8	12	ppm/mA
		Sinking: -15mA ≤ I <sub>OUT</sub> ≤ 0mA	1., 00,	8	12	
Line Regulation	$\Delta V_{OUT} / \Delta V_{IN}$	8V ≤ V <sub>IN</sub> ≤ 10V	11.	25	35	ppm/V
		10V ≤ V <sub>IN</sub> ≤ 18V	8 N.	5	10	

#### NOTES:

- 1. The specified values are without external trim.
- The temperature coefficient is determined by the box method. See discussion on temperature performance.
- Line and load regulation are measured with pulses and do not include voltage changes due to temperature.
- 4. Hysterisis over the operating temperature range.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw







#### 2. TYPICAL PERFORMANCE CURVES



VRE3025DS 3

1 μs/div

100

Frequency (Hz)

10


10


Output Current (mA)


0














勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

1 Sec/Div

#### 3. THEORY OF OPERATION

The following discussion refers to the block diagram in Figure 1. A FET current source is used to bias a 6.3 V zener diode. The zener voltage is divided by the resistor network R1 and R2. This voltage is then applied to the noninverting input of the operational amplifier which amplifies the voltage to produce a 2.5 V output. The gain is determined by the resistor networks R3 and R4: G=1 + R4/R3. The 6.3 V zener diode is used because it is the most stable diode over time and temperature.

The current source provides a closely regulated zener current, which determines the slope of the references' voltage vs. temperature function. By trimming the zener current a lower drift over temperature can be achieved. But since the voltage vs. temperature function is nonlinear this compensation technique is not well suited for wide temperature ranges.

A nonlinear compensation network of thermistors and resistors that is used in the VRE series voltage references. This proprietary network eliminates most of the nonlinearity in the voltage vs. temperature function. By adjusting the slope, a very stable voltage is produced over wide temperature ranges.


This network is less than 2% of the overall network resistance so it has a negligible effect on long term stability. The proper connection of the VRE3025 series voltage references with the optional trim resistor for initial error and the optional capacitor for noise reduction is shown below.







#### **EXTERNAL CONNECTIONS**



#### PIN DESCRIPTIONS

1, 3, 7	N. C.	Internally connected. Do not use	
2	V <sub>IN</sub>	Positive power supply input	
4	GND	Ground	
5	TRIM	External trim input. Leave open if not used.	
6	OUT	Voltage reference output	
8	NR	Noise Reduction	

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### 4. BASIC CIRCUIT CONNECTION

To achieve the specified performance, pay careful attention to the layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected to a single point to minimize interconnect resistances.

#### 5. TEMPERATURE PERFORMANCE

The VRE3025 is designed for applications where the initial error at room temperature and drift over temperature are important to the user. For many instrument manufacturers, a voltage reference with a temperature coefficient less than 1 ppm/°C makes it possible to not have to perform a system temperature calibration, a slow and costly process.

Of the three TC specification methods (slope, butterfly, and box), the box method is used commonly used. A box is formed by the min/max limits for the nominal output voltage over the operating temperature range. The equation follows:


$$T.C. = \frac{V_{MAX} - V_{MIN}}{V_{NOMINAL} \times (T_{MAX} - T_{MIN})} \times 10^{6}$$

This method corresponds more accurately to the method of test and provides a closer estimate of actual error than the other methods. The box method guarantees limits for the temperature error but does not specify the exact shape and slope of the device under test.

A designer who needs a 14-bit accurate data acquisition system over the industrial temperature range (-40°C to +85°C), will need a voltage reference with a temperature coefficient (TC) of 1.0 ppm/°C if the reference is allowed to contribute an error equivalent to 1LSB. For 1/2LSB equivalent error from the reference you would need a voltage reference with a temperature coefficient of 0.5 ppm/°C. Figure 4 shows the required reference TC vs. delta T change from 25°C for resolution ranging from 8 bits to 20 bits.







Reference TC vs.  $\Delta T$  change from 25°C for 1 LSB change

#### 6. THERMAL HYSTERISIS

A change in output voltage as a result of a temperature change. When references experience a temperature change and return to the initial temperature, they do not always have the same initial voltage. Thermal hysterisis is difficult to correct and is a major error source in systems that experience temperature changes greater than 25°C. Reference vendors are starting to include this important specification in their datasheets.

#### PIN CONFIGURATION

N/C +V <sub>IN</sub>	1	VRE3025	8	NOISE REDUCTION N/C
N/C	3	VIEW	6	V <sub>OUT</sub>
GND	4		5	TRIM

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

