

Precision Voltage Reference

FEATURES

+5 V Output, ± 0.5 mV (.01%)
 Temperature Drift: 0.6 ppm/°C
 Low Noise: 3 μV (0.1-10Hz)

Low Noise: 3 μV_{P-P} (0.1-10Hz)
 Industry Standard Pinout: 8-pin DIP or

Surface Mount Package

◆ Excellent Line Regulation: 6 ppm/V Typical

◆ Output Trim Capability

APPLICATIONS

The VRE305 is recommended for use as a reference for 14, 16, or 18 bit D/A converters which require an external precision reference. The device is also ideal for calibrating scale factor on high resolution A/D converters. The VRE305 offers superior performance over monolithic references.


DESCRIPTION

The VRE305 is a low cost, high precision +5 V reference. Packaged in an industry standard 8-pin DIP or SMT, the device is ideal for upgrading systems that use lower performance references.

The device provides ultrastable +5 V output with ±0.5 mV (.01%) initial accuracy and a temperature coefficient of 0.6 ppm/°C. This improvement in accuracy is made possible by a unique, patented multipoint laser compensation technique. Significant improvements have been made in other performance parameters as well, including initial accuracy, warm-up drift, line regulation, and long-term stability, making the VRE305 series the most accurate reference available in a standard 8-pin DIP or SMT.

For enhanced performance, the VRE305 has an external trim option for users who want less than 0.01% initial error. For ultra low noise applications, an external capacitor can be attached between the noise reduction pin and the ground pin. A reference ground pin is provided to eliminate socket contact resistance errors.

Figure 1. BLOCK DIAGRAM



SELECTION GUIDE

Model	Initial Error (mV)	Temp. Coeff. (ppm/°C)	Temp. Range (°C)	Package Options					
VRE305AS	0.5	0.6	0°C to +70°C	SIP8 (GD)					
VRE305AD	0.5	0.6	0°C to +70°C	DIP8 (KD)					
VRE305CS	1.0	2.0	0°C to +70°C	SIP8 (GD)					
VRE305CD	1.0	2.0	0°C to +70°C	DIP8 (KD)					
VRE305LS	1.0	2.0	-40°C to +85°C	SIP8 (GD)					
	VRE305AS VRE305AD VRE305CS VRE305CD	Model (mV) VRE305AS 0.5 VRE305AD 0.5 VRE305CS 1.0 VRE305CD 1.0	Model (mV) (ppm/°C) VRE305AS 0.5 0.6 VRE305AD 0.5 0.6 VRE305CS 1.0 2.0 VRE305CD 1.0 2.0	Model (mV) (ppm/°C) (°C) VRE305AS 0.5 0.6 0°C to +70°C VRE305AD 0.5 0.6 0°C to +70°C VRE305CS 1.0 2.0 0°C to +70°C VRE305CD 1.0 2.0 0°C to +70°C					





8-pin Surface Mount Package Style GD

8-pin DIP Package Style KD



1. CHARACTERISTICS AND SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

 V_{PS} = +15V, T = +25°C, R_L = 10K Ω Unless Otherwise Noted.

Model	Α			C/L			Ψ^*
Parameter	Min	Тур	Max	Min	Тур	Max	Units
ABSOLUTE MAXIMUM RATINGS	30					1	
Power Supply	+13.5	+15	+22	*	*	*	V
Operating Temperature	0		+70	*		*	°C
Storage Temperature	-65	O.	+150	*		*	°C
Short Circuit Protection		Continuous			*	1110	
OUTPUT VOLTAGE	-1	Co				~11	10
VRE305	.003	+5.0			*		V.
Temp. Sensor Voltage (Note 1)	1.70	630		.4	*		mV
OUTPUT VOLTAGE ERRORS	101	3) > ~(1002
Initial Error (Note 2)			0.5	1		1.00	mV
Warmup Drift	-11	1	POP.		3		ppm
T _{MIN} - T _{MAX} (Note3)			0.6			2.0	ppm/°C
Long-Term Stability		6			*		ppm/1000hrs
Noise (0.1 - 10Hz) (Note 4)		3			*		μVpp
OUTPUT CURRENT		11.7	1		.4		
Range	±10	10	0 2	$O_{Z_{1}}$			mA
REGULATION					. 1		
Line		6	10	COA	*	*	ppm/V
Load		3			*	Ń	ppm/mA
OUTPUT ADJUSTMENT	-		111	-1 CV			
Range		10		13.	*		mV
POWER SUPPLY CURRENT (No	te 5)			10			
VRE305 +PS		5	7	70 }	*	*	mA

NOTES:

- Same as A Model.
- 1. The temp. reference TC is 2.1 mV/ °C
- The specified values are without external trim.
 The temperature coefficient is determined by the box method using the following formula:

$$T.C. = \frac{V_{MAX} - V_{MIN}}{V_{NOMINAL} \times (T_{MAX} - T_{MIN})} \times 10^{6}$$

- 4. The specified values are without the external noise reduction capacitor.
- The specified values are unloaded.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Frequency (Hz)



2. TYPICAL PERFORMANCE CURVES



3. THEORY OF OPERATION

Temperature °C

The following discussion refers to the block diagram in Figure 1. A FET current source is used to bias a 6.3 V zener diode. The zener voltage is divided by the resistor network R1 and R2. This voltage is then applied to the noninverting input of the operational amplifier which amplifies the voltage to produce a 5 V output. The gain is determined by the resistor networks R3 and R4: G=1 + R4/R3. The 6.3 V zener diode is used because it is the most stable diode over time and temperature.

Output Current (mA)

The current source provides a closely regulated zener current, which determines the slope of the references' voltage vs. temperature function. By trimming the zener current a lower drift over temperature can be achieved. But since the voltage vs. temperature function is nonlinear this compensation technique is not well suited for wide temperature ranges.

A nonlinear compensation network of thermistors and resistors is used in the VRE series voltage references. This proprietary network eliminates most of the nonlinearity in the voltage vs. temperature function. By adjusting the slope, a very stable voltage is produced over wide temperature ranges.

This network is less than 2% of the overall network resistance so it has a negligible effect on long term stability.

VRE305DS 3




The proper connection of the VRE305 series voltage references with the optional trim resistor for initial error and the optional capacitor for noise reduction is shown below. The VRE305 reference has the ground terminal brought out on two pins (pin 4 and pin 7) which are connected together internally. This allows the user to achieve greater accuracy when using a socket. Voltage references have a voltage drop across their power supply ground pin due to quiescent current flowing through the contact resistance. If the contact resistance was constant with time and temperature, this voltage drop could be trimmed out. When the reference is plugged into a socket, this source of error can be as high as 20 ppm. By connecting pin 4 to the power supply ground and pin 7 to a high impedance ground point in the measurement circuit, the error due to the contact resistance can be eliminated. If the unit is soldered into place, the contact resistance is sufficiently small that it does not effect performance. Pay careful attention to the circuit layout to avoid noise pickup and voltage drops in the lines.

EXTERNAL CONNECTIONS

OPTIONAL NOISE REDUCTION CAPACITOR C_{N} $1\mu F$ T_{N} $T_{$

PIN CONFIGURATION



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw