## feATURES

－High Efficiency：Up to 95\％
－No Current Sense Resistor Required
－Constant Frequency 530kHz Operation Allows
Small Size，Surface Mount Inductors
－OPTI－LOOP ${ }^{\circledR}$ Compensation Minimizes Cout
－Selectable Burst Mode ${ }^{\circledR}$ Operation
－Minimum Start－Up Voltage as Low as 0．9V
－Synchronizable Between 400kHz and 750kHz
－Micropower Shutdown：10uA
－Current Mode Operation for Excellent Line and Load Transient Response
－Soft－Start Reduces Supply Current Transients
－1．5\％Output Voltage Accuracy
－Uses Low Value，Small Size，Surface Mount Inductors
－Available in 10－Lead MSOP Package

## APPLICATIONS

－Cellular Telephones
－Wireless Modems
－RF Communications
－2．5V to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ to 5 V Converters
－Battery－Powered Equipment
－Telecom／Network Systems
$\boldsymbol{\mathcal { Y }}$, LTC and LT are registered trademarks of Linear Technology Corporation． Burst Mode，OPTI－LOOP are registered trademarks of Linear Technology Corporation． No RSENSE is a trademark of Linear Technology Corporation．

## No RsENSE Synchronous Step－Up DC／DC Controller

## DESCRIPTIOn

The LTC ${ }^{\circledR} 1700$ is a current mode synchronous step－up DC／DC controller that drives external N －channel and P－channel power MOSFETs using a constant frequency PWM architecture．Current limiting is provided by sensing the voltage drop across the main MOSFET，eliminating the need of a sense resistor．This No RSENSE ${ }^{\text {TM }}$ technique helps the LTC1700 maintain high efficiency at heavy loads while Burst Mode operation ensures high efficiency at light loads， thus providing high efficiencies over a wide range of load currents．
The LTC1700 operates at a minimum input voltage as low as 0.9 V ．The device boasts $a \pm 1.5 \%$ outputvoltage accuracy and consumes only $200 \mu \mathrm{~A}$ of quiescent current．In shutdown，it only draws 10⿲A．
To prevent inductor current runaway，the duty cycle is limited to $90 \%$ ．Overvoltage protection is also provided which shuts both the external MOSFETs off when tripped．

High constant operating frequency of 530kHz allows the use of small inductors and output capacitors．The LTC1700 can also be synchronized between 400 kHz to 750 kHz ．Burst Mode operation is inhibited when the device is externally clocked or when the SYNC／MODE pin is pulled low to reduce noise and RF interference．

## TYPICAL APPLICATION



Efficiency，Power Loss vs Load Current


Figure 1．High Efficiency Step－Up Converter

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Output Supply Voltage (VOUT) ..................... -0.3 V to 6 V
RUN/SS, V FB $^{2}$ Voltages ............................. -0.3 V to 2.4 V
SYNC/MODE, $I_{\text {TH }}$ Voltages ........................... -0.3 V to 6 V
SWITCH Voltage (SW) .............................-0.3V to 6.5V
TG, BG Peak Output Current (<10 S ) ......................... 1A
Operating Temperature Range (Note 2) $\ldots-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Junction Temperature (Note 3) ............................. $125^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ).................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1700EMS |
|  | MS PART MARKING |
|  | LTLC |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :---: | :---: | UNITS

ELECRRCPL CHARACTERISTIS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TG Transition Time |  |  |  |  |  |
| TG tr | TG Gate Drive Rise Time | $\mathrm{C}_{\text {LOAD }}=3000 \mathrm{pF}, 10 \%$ to 90\% |  | 60 | 100 | ns |
| TG t ${ }_{\text {f }}$ | TG Gate Drive Fall Time | $C_{\text {LOAD }}=3000 \mathrm{pF}, 90 \%$ to $10 \%$ |  | 60 | 100 | ns |
|  | BG Transition Time |  |  |  |  |  |
| $B G t_{r}$ | BG Gate Drive Rise Time | $\mathrm{C}_{\text {LOAD }}=3000 \mathrm{pF}, 10 \%$ to 90\% |  | 80 | 100 | ns |
| $B G t_{f}$ | BG Gate Drive Fall Time | $C_{\text {LOAD }}=3000 \mathrm{pF}, 90 \%$ to $10 \%$ |  | 50 | 70 | ns |
|  | Dead Time |  |  |  |  |  |
| $\mathrm{t}_{\text {dll }}$ | BG and TG Gates Go Low | $\mathrm{C}_{\text {LOAD }}=3000 \mathrm{pF}$ on BG and TG |  | 88 | 110 | ns |
| $\mathrm{t}_{\text {dhh }}$ | BG and TG Gates Go High | $\mathrm{C}_{\text {LOAD }}=3000 \mathrm{pF}$ on TG and BG |  | 66 | 90 | ns |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC1700E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formula:

$$
T_{J}=T_{A}+\left(P_{D} \cdot 150^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

Note 4: At an input supply less than 2.3 V , only the start-up circuitry of the LTC1700 is active. This test ensures the start-up circuitry is working.
Note 5: An input supply at or above this minimum operating voltage activates the main control loop. Start-up circuitry of the LTC1700 is shut off.
Note 6: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.
Note 7: The LTC1700 is tested in a feedback loop that servos $V_{F B}$ to the feedback point for the error amplifier ( $\mathrm{V}_{\text {ITH }}=0.6 \mathrm{~V}$ )

## TYPICAL PERFORMANCE CHARACTERISTICS



1700 G01


1700 G02


## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn functions

SGND (Pin 1): Small-Signal Ground. Must be routed separately from other grounds to the (-) terminal of Cout.
$1_{\text {TH }}$ (Pin 2): Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is OV to 1.18 V .
$\mathrm{V}_{\text {FB }}$ (Pin 3): Receives the feedback voltage from an external resistive divider across the output capacitor.
RUN/SS (Pin 4): Combination of Soft-Start and Run Control Inputs. A capacitor to ground at this pin sets the ramp time to full output current. The time is approximately $0.45 \mathrm{~s} / \mathrm{uF}$. Forcing this pin below 1.08 V causes all circuitry to be shut down.

SYNC/MODE (Pin 5): This pin performs three functions. A voltage greater than 1.2 V on this pin allows Burst Mode operation at low load currents, while grounding or applying a clock signal on this pin defeats Burst Mode operation. An external clock between 400 kHz and 750 kHz applied to this pin forces the LTC1700 to operate at the external clock frequency. Do not attempt to synchronize below 400 kHz or above 750 kHz .

TG (Pin 6): Top Gate Drive. Drives the external synchronous P -channel MOSFET with a voltage swing between OV to $\mathrm{V}_{\text {OUt }}$.
$\mathrm{V}_{\text {Out }}$ (Pin 7): This pin performs two functions. It serves as the supply pin and also as one of the inputs to the current reversal comparator.
BG (Pin 8): Bottom Gate Drive. Drives the external main N -channel MOSFET with a voltage swing between OV to Vout.
PGND (Pin 9): Top and Bottom Gate Drivers Ground. Connects to the $(-)$ terminal of $\mathrm{C}_{\text {out }}$. Source of the main N -channel MOSFET must be connected close to this pin since this pin is also one of the inputs to the $\mathrm{V}_{\text {DS }}$ sense amplifier.
SW (Pin 10): This pin connects to the inputs of two comparators: The $V_{D S}$ sense amplifier and the current reversal comparator. The drain of an internal N -channel start-up MOSFET (M1) is also connected to this pin.
functional diagram

$1700 \cdot$ FD

## OPGRATIOी (Refer to Functional Diagram)

## Main Control Loop

The LTC1700 is a constant frequency, current mode controller for DC/DC step-up converters. In normal operation, the main external N-channel power MOSFET is turned on when the oscillator sets a latch and turned off either when the $\mathrm{V}_{\mathrm{DS}}$ sense amplifier ( $\mathrm{V}_{\mathrm{DS}}$ ) resets the latch or the duty cycle has reached $90 \%$. When the main MOSFET is turned off, the synchronous rectifier P-channel MOSFET is
turned on until either the inductor current is about to reverse, as determined by the current reversal comparator ( $l_{\text {RCMP }}$ ), or the next cycle begins. Inductor current is measured by sensing the $\mathrm{V}_{\mathrm{DS}}$ potential across the conducting MOSFET. The peak inductor current is controlled by the voltage on the $I_{\text {TH }}$ pin, which is the output of the error amplifier (EA). An external resistive divider connected between VOUT and GND allows EA to receive an

## OPERATION

output feedback voltage $V_{\text {FB. }}$. When the load current increases, it causes a slight decreases in $V_{F B}$ relative to the 1.205 V reference, which in turn causes the $\mathrm{I}_{\mathrm{TH}}$ voltage to increase until the average inductor current matches the new load current.

The internal oscillator can be synchronized to an external clock applied to the SYNC/MODE pin and can lock to a frequency between 400 kHz to 750 kHz . When not synchronized, the oscillator runs at 530 kHz .

The main control loop is shut down by pulling the RUN/SS pin low. Releasing the RUN/SS pin allows an internal $3.8 \mu \mathrm{~A}$ current source to charge up an external soft-start capacitor ( $\mathrm{C}_{S S}$ ). When this voltage reaches 0.8 V , the main control loop is enabled with the $\mathrm{I}_{\text {TH }}$ voltage clamped at approximately $5 \%$ of its maximum value. As $\mathrm{C}_{S S}$ continues to charge, $I_{T H}$ is gradually released allowing normal operation to resume.

An overvoltage comparator OV guards against transient overshoots greater than 5\% above regulated voltage by turning off both the external MOSFETs and keeping them off until the fault is removed.
To prevent excessive inductor current buildup, the main N-channel MOSFET is only allowed to turn on for a maximum duty cycle of $90 \%$.

## Burst Mode Operation

The LTC1700 can be enabled to go into Burst Mode operation at low load currents simply by connecting the SYNC/MODE pin to a voltage of at least 1.2V. In this mode, the peak current of the inductor is set as if $\mathrm{V}_{\text {ITH }}=0.36 \mathrm{~V}$ (at low duty cycles) even though the voltage at the $I_{T H}$ pin is actually at a lower value. If the inductor's average current is greater than the load requirement, the voltage at the $I_{T H}$ pin will drop. When the $\mathrm{I}_{T H}$ voltage goes below 0.12 V , the internal sleep signal goes low, turning off both external MOSFETs. Now the load current will solely be supplied by the output capacitor and the output voltage begins to droop. This drooping of the output voltage results in the rise of $I_{T H}$ voltage and once it has risen above 0.22 V , switching will then be resumed on the next oscillator cycle.

## Frequency Synchronization

The LTC1700 can be externally driven by a CMOS ( 0 V to 1.2 V ) compatible clock signal between 400 kHz and 750 kHz . Do not synchronize the LTC1700 below 400 kHz or above 750 kHz as this may cause abnormal operation. During synchronization, Burst Mode operation is inhibited.

## Low Input Operation

When the voltage at $\mathrm{V}_{\text {OUT }}$ is less than 2.3 V , the LTC1700 operates in the "start-up" mode. In this mode, most internal circuitry is turned off except the start-up oscillator, current comparator ( $I_{\mathrm{CMP}}$ ) and the start-up comparator (SC). The voltage at pins TG and BG are forced to ensure both the external MOSFETs are off. The start-up oscillator runs at about 210 kHz at $50 \%$ duty cycle and is used to set the latch (L1) which turns on the internal MOSFETM1 (see Functional Diagram). Whenthe inductor's current reaches 60 mA , the current comparator ( $I_{\text {CMP }}$ ) is tripped and resets the latch. This turns M1 off and the parasitic diode of the external P-channel MOSFET is used to transfer the energy from the inductor to the output capacitor. The above cycle repeats again on the next oscillator pulse.

When the output voltage rises above 2.3 V , the start-up comparator will trip, powering up the rest of the LTC1700. All start-up circuitry will then be turned off. Now the LTC1700 has successfully transitioned out of its start-up mode and commences normal operation as described under the section "Main Control Loop."

## Protection Circuitry

Two protection circuits are incorporated into the LTC1700.
To prevent the inductor from saturating the maximum duty cycle of the regulator is limited to $90 \%$. This is done to ensure that at least $10 \%$ of the time energy is being transferred from the inductor to the output capacitor.
Output overvoltage protection is also provided. Should the output rises about $5 \%$ above the regulated value, both the external MOSFETs will be forced off.

## APPLICATIONS INFORMATION

## Power MOSFET Selection

The LTC1700 requires two external power MOSFETs, one for the main switch (N-channel) and one for the synchronous rectifier (P-channel). Since the voltage operating range of the LTC1700 is limited to less than 6V, the breakdown voltage of the MOSFETs is not a concern. Therefore the MOSFETs parameters that should be used for selecting the power MOSFETs are threshold voltage $V_{G S(T H)}$, on-resistance $R_{D S(O N)}$, reverse transfer capacitance $C_{\text {RSS }}$ and maximum current $I_{D(M A X)}$.
The gate drive voltage is set by the output voltage, $\mathrm{V}_{\text {OUT }}$. Since the LTC1700 exits the start-up mode at 2.3 V , sublogic level threshold MOSFETs should be used in LTC1700 applications. Newer MOSFETs with guaranteed R RSSON at gate voltage of 1.8 V are now available and will work very well with the LTC1700.

The MOSFETs on-resistance is chosen based on the required load current. The maximum average output current $I_{0(M A X)}$ is :

$$
I_{0(M A X)}=\left(I_{P K}-0.5 \Delta I\right)(1-D C)
$$

where:
$I_{P K}=$ Peak Inductor Current
$\Delta I=$ Inductor Ripple Current
DC = Duty Cycle
The peak inductor current is inherently limited in a current mode controller. The maximum $V_{D S}$ sense voltage of the main MOSFET is limited to 78 mV . The LTC1700 will not allow peak inductor current to exceed $78 \mathrm{mV} /$ $R_{D S(O N)(N-C H A N N E L)}$. The following equation is a good guide for determining the required $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})(\mathrm{MAX})}$, allowing some margin for ripple current, current limit and variations in the LTC1700 and external component values:

$$
\mathrm{R}_{\mathrm{DS}(0 \mathrm{ON})(\mathrm{MAX})} \cong \frac{\Delta \mathrm{V}_{\text {SENSE }}}{\left(\frac{\mathrm{O}_{(\text {(MAX })}}{1-D C}+\frac{1}{2} \Delta L_{\mathrm{L}}\right)\left(\rho_{T}\right)}
$$

For $25^{\circ} \mathrm{C}$ operating condition, set $\Delta V_{\text {SENSE }}=65 \mathrm{mV}$. For conditions that vary over the full temperature range, set $\Delta V_{\text {SENSE }}=55 \mathrm{mV}$.
The $\rho_{T}$ is a normalized term accounting for the significant variation in $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ with temperature, typically about $0.375 \% /{ }^{\circ} \mathrm{C}$ as shown in Figure 2. Junction to case temperature $\mathrm{T}_{\mathrm{Jc}}$ is around $10^{\circ} \mathrm{C}$ in most applications. For a maximum ambient temperature of $70^{\circ} \mathrm{C}$, using $\rho 80^{\circ} \mathrm{C} \cong 1.2$ in the above equation is a reasonable choice. This equation is plotted in Figure 3 to illustrate the dependence of maximum output current on $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, assuming $\Delta \mathrm{I}=0.4 \mathrm{I}_{0(\text { MAX })}$.


1700 F02
Figure 2. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs Temperature


Figure 3. Maximum Current vs $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$

Power dissipated by the main and synchronous MOSFETs depends upon their respective duty cycles and

## APPLICATIONS Information

load current. When the LTC1700 is operating in continuous mode, the duty cycles for the MOSFETs are:

$$
\begin{aligned}
& \text { Main MOSFET Duty Cycle }=1-V_{\text {IN }} / V_{\text {OUT }} \\
& \text { Synchronous MOSFET Duty Cycle }=V_{\text {IN }} V_{\text {OUT }}
\end{aligned}
$$

The MOSFET power dissipations at maximum output current are:

$$
\begin{aligned}
& P_{\text {MAIN }}=\left(1-V_{\text {IN }} / V_{\text {OUT }}\right)\left(I_{O(M A X)}{ }^{2}\right)\left(\rho_{T(M A I N)}\right)\left(R_{\text {DS(ON) }}\right) \\
& +(k)\left(V_{\text {OUT }}{ }^{2}\right)\left(I_{O(M A X)}\right) C_{\text {RSS }}(f) \\
& P_{\text {SYNC }}=\left(V_{\text {IN }} / V_{\text {OUT }}\right)\left(I_{\text {O(MAX }}{ }^{2}\right)\left(\rho_{T(\text { BOT })}\right)\left(R_{\text {DS(ON })}\right)
\end{aligned}
$$

Both MOSFETs have $I^{2} \mathrm{R}$ losses and the $\mathrm{P}_{\text {main }}$ equation includes an additional term for transition losses, which are largest at high output voltages. The constant $k=2.5$ can be used to estimate the amount of transition loss. The synchronous MOSFET losses are greatest at high input voltage and low output voltage.

## Start-Up Load Current

In start-up mode, the current limit is set at 60 mA and the oscillator runs at 210 kHz with $50 \%$ duty cycle at $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$. Since the current limit is low, the amount of energy that is stored in the inductor during the on time is small. Therefore the LTC1700 is incapable of supplying the full load current. Figure 4 shows the amount of load current the LTC1700 can provide while successfully exiting out of the start-up mode. If the load current exceeds the amount shown in Figure 4 during start-up, the output voltage will not increase but will "hang" at a value below the regulated voltage. However, if the load current is lower,


Figure 4. Start-Up Load Current
then there is a net positive amount of energy stored in the output capacitor for every cycle. The output voltage then rises and once it exceeds 2.3 V , the LTC1700 will successfully exit out of its start-up mode.

## Operating Frequency and Synchronization

The choice of operating frequency and inductor value is a trade-off between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses, both gate charge loss and transition loss. However, lower frequency operation requires more inductance for a given amount of ripple current.
The internal oscillator runs at a nominal 530 kHz frequency when the SYNC/MODE pin is either connected to GND or $\mathrm{V}_{\text {IN }}$. When a CMOS compatible clock is applied to the SYNC/MODE pin, the internal oscillator will lock on to the external clock. The LTC1700 uses a novel technique to phase lock to the external clock without the requirement of an external PLL filter, hence minimizing components. The capture range is between 400 kHz to 750 kHz . Do not synchronize below or above the capture range as this will cause abnormal operation. During synchronization, Burst Mode operation is inhibited.

The LTC1700 will lock on at the leading edge of the external clock and the minimum pulse width required is 200ns.
Remember just because you can operate at a high switching frequency doesn't always mean you should. At higher frequencies the switching loss increases, so the $\mathrm{C}_{\text {RSS }}$ of the N-channel MOSFET becomes very critical to keep efficiencies high.

## Slope Compensation and Peak Inductor Current

Current mode switching regulators that operate with a duty cycle greater than $50 \%$ with continuous inductor current can exhibit duty cycle instability. While the regulator will not be damaged and may even continue to function acceptably, a look at its frequency spectrum will indicate harmonics. These harmonics may interfere with other sensitive devices and will cause non-optimal performance.

## APPLLCATIONS INFORMATION

To eliminate this subharmonic oscillation, a compensating ramp is added internally to the LTC1700 on the inductor current waveform when the duty cycle exceeds $5 \%$. This scheme, known as slope compensation, makes the loop perceive that there is more inductor current than it actually has. As a result, the maximum current capability of the regulator is reduced. This reduction is proportional to the duty cycle and is shown in Figure 5. Hence for applications that operate at high duty cycles, the N-channel MOSFET chosen should have a lower RDS(ON) to make up for this reduction (See Design Example).


Figure 5. Maximum Output Current vs Duty Cycle

## Inductor Value Selection

Given the input voltage, inductor value and operating frequency, the ripple current can be calculated:

$$
\Delta L_{\mathrm{L}}=\mathrm{V}_{\mathrm{IN}}\left(\frac{\mathrm{DC}}{\mathrm{fL}}\right)
$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors and output voltage ripple. Thus, highest efficiency operation is obtained at low frequency with small ripple current. To achieve this, however, requires a larger inductor.
A reasonable starting point is to choose a ripple current that is about $40 \%$ of $\mathrm{I}_{0(\text { MAX })}$. Note that the largest ripple current occurs at the highest $\mathrm{V}_{\text {IN }}$. To guarantee that ripple current does not exceed a specified maximum, the inductor should be chosen according to:

$$
\mathrm{L}_{\mathrm{MIN}} \geq \mathrm{V}_{\text {IN(MAX) }}\left(\frac{\mathrm{DC}}{\mathrm{f} \Delta \mathrm{I}_{\mathrm{L}}}\right)
$$

With Burst Mode operation enabled on the LTC1700, the ripple current is normally set such that the inductor current is continuous during burst periods. Remember that during bursting, the peak current is clamped at approximately:

$$
I_{\text {BURST }(P E A K)} \cong 36 \mathrm{mV} / \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

Hence the peak-to-peak ripple selected for optimal burst mode operation should not exceed IBURST(PEAK). This implies a minimum inductance of:

$$
\mathrm{L}_{\text {MINBURST }}=\frac{\mathrm{V}_{\text {IN(MAX) }}(\mathrm{DC})}{(\mathrm{f})(0.66)\left(\frac{I_{\text {OMAX }}}{1-\mathrm{DC}}\right)}
$$

In applications that invoke Burst Mode operation, the inductor should be chosen so it has low ripple ( $0.4 \mathrm{I}_{\text {OMAX }}$ ) current during heavy load and continuous operation during bursting. The criteria for selecting which equation to use is:

Use $L_{\text {min }}$ for Duty Cycle > 36\%
Use LminBURSt for Duty Cycle $\leq 36 \%$
A smaller value than $L_{\text {MIN }}$ could be used in the circuit; however, the inductor current will not be continuous during burst periods. The advantage of using a smaller inductance than $\mathrm{L}_{\text {MIIN }}$ is primarily size. The disadvantage is higher output ripple.

## Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy, or Kool $\mathrm{M} \mu^{\circledR}$ cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core losses and are

## APPLICATIONS INFORMATION

preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and output voltage ripple. Do not allow the core to saturate!

Molypermalloy (from Magnetics, Inc.) is a very good, Iow Ioss core material for toroids, but it is more expensive than ferrite. A reasonable compromise from the same manufacturer is Kool Mu. Toroids are very space efficient, especially when you can use several layers of wire. Because they generally lack a bobbin, mounting is more difficult. However, new designs for surface mount are available which do not increase the height significantly.

## Cout Selection

During continuous operation, the output capacitor has a trapezoidal current profile. The RMS current into the capacitor is then given by:

$$
I_{\text {COUT(RMS })} \cong\left(I_{\text {OUT }} \sqrt{\frac{V_{\text {OUT }}}{V_{\text {IN }}}}-1\right)
$$

The RMS current is greatest at $\mathrm{I}_{\text {OUT(MAX) }}$ and minimum input working voltage. Therefore the output capacitor should be chosen with a rating at least ICOUT(RMS). Several capacitors can also be paralleled to meet this requirement. Besides RMS current rating, the selection of $\mathrm{C}_{\text {OUT }}$ is also driven by the required effective series resistance (ESR). The ESR of the capacitor together with its capacitance determines the output ripple voltage and can be expressed as:

$$
\Delta V_{\text {OUT }} \approx \operatorname{IPK}(E S R)+\frac{2 l_{\text {OUT }}}{C_{\text {OUT }}} \mathrm{t}_{\mathrm{ON}}
$$

where $\mathrm{C}_{\text {OUT }}=$ output capacitance, $\mathrm{t}_{\mathrm{ON}}=$ on time of main MOSFET and $I_{\mathrm{PK}}=$ peak inductor current. A common technique to lower the total ESR at the output is to parallel the output capacitor with a $10 \mu \mathrm{~F}$ ceramic capacitor.
The choice of using a smaller output capacitance increases the output ripple voltage due to the frequency
dependent term but can be compensated for by using capacitors of very low ESR to maintain low ripple voltage. The I ${ }_{\text {TH }}$ pin OPTI-LOOP compensation components can be optimized to provide stable, high performance transient response regardless of the output capacitors selected.

Manufacturers such as Nichicon, United Chemicon and Sanyo should be considered for high performance throughhole capacitors. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest ESR (size) product of any aluminum electrolytic at a somewhat higher price.

Multiple capacitors may have to be paralleled to meet the ESR or RMS current handling requirements of the application. Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum, available in case heights ranging from 2 mm to 4 mm . Other capacitor types include Sanyo OS-CON, Nichicon PL series and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

## Setting Output Voltage

The LTC1700 develops a 1.205 V reference voltage between the feedback (Pin 3) terminal and ground (see Figure 6). By selecting resistor R1, a constant current is caused to flow through R1 and R2 to set the overall output voltage. The regulated output voltage is determined by:

$$
V_{\text {OUT }}=1.205(1+R 2 / R 1)
$$

For most applications, a 30k resistor is suggested for R1. To prevent stray pickup, a 100pF capacitor is suggested across R1 located close to LTC1700.

## Efficiency Considerations



Figure 6. Setting Output Voltage

## APPLICATIONS INFORMATION

The efficiency of a switching regulator is equal to the output power divided by the input power ( $\times 100 \%$ ).
Percent efficiency can be expressed as:

$$
\% \text { Efficiency = 100\%-(L1 + L2 + L3 + ...) }
$$

where L1, L2, etc. are the individual losses as a percentage of input power. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC1700 circuits:

1. LTC1700 supply current. This DC supply current, given in the electrical characteristics, excludes MOSFET drivers and control current. This supply current results in a small loss which increases with $\mathrm{V}_{\text {OUT }}$.
2. MOSFETs gate charge current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched on and then off, a packet of gate charge $Q_{g}$ moves from $V_{\text {OUT }}$ to ground. The resulting current out from $V_{\text {OUT }}$ is typically much larger than the control circuit current. In continuous mode, $I_{\text {GATECHG }}=$ $f\left(Q_{g(T O P)}+Q_{g(B O T)}\right)$. At high switching frequencies, this loss becomes increasingly important.
3. $D C I^{2} R$ Losses. Since there is no sense resistor needed, DC $I^{2} R$ losses arise only from the resistances of the MOSFETs and inductor. In continuous mode, the average current flows through the inductor but is "chopped" between the synchronous P-channel MOSFET and the main N-channel MOSFET. If the two MOSFETs have approximately the same $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, then the resistance of one MOSFET can simply be summed with the resistance of the inductor to obtain the $D C I^{2} R$ loss. For example, if each $R_{D S(O N)}=0.05 \Omega$ and $R_{L}=0.15 \Omega$, then the total resistance is $0.2 \Omega$. This results in losses ranging from $2 \%$ to $8 \%$ as the output current increases from 0.5 A to 2 A for a 5 V output. I ${ }^{2}$ R losses cause the efficiency to drop at high output currents.
4. Transition Iosses apply to the main external MOSFET and increase at higher operating frequencies and output voltages. Transition losses can be estimated from:

$$
\text { Transition Loss }=2.5\left(\mathrm{~V}_{\text {OUT }}\right)^{2} \mathrm{I}_{0(\mathrm{MAX})} \mathrm{C}_{\mathrm{RSS}}(\mathrm{f})
$$

Other losses including $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ ESR dissipative losses, and inductor core losses, generally account for less than 2\% total loss.

## Run/Soft-Start Function

The RUN/SS pin is a dual purpose pin that provides the soft-start function and a means to shut down the LTC1700. Soft-start reduces input surge current from $\mathrm{V}_{\text {IN }}$ by gradually increasing the internal current limit. Power supply sequencing can also be accomplished using this pin.
An internal $3.8 \mu \mathrm{~A}$ current source charges up an external capacitor $\mathrm{C}_{\text {SS }}$. When the voltage on the RUN/SS pin reaches 0.7 V , the LTC1700 begins operating. As the voltage on RUN/SS continues to ramp from 0.7 V to 1 V , the internal current limit is also ramped at a proportional linear rate. The current limit begins near 0 A (at $\mathrm{V}_{\mathrm{RUN} / \mathrm{SS}}=0.7 \mathrm{~V}$ ) and ends at $0.078 / R_{\mathrm{DS}(\mathrm{ON})}\left(\mathrm{V}_{\mathrm{RUN} / \mathrm{SS}} \approx 2.2 \mathrm{~V}\right)$. The output current thus ramps up slowly, reducing the starting surge current required from the input power supply. If the RUN/ SS has been pulled all the way to ground, there will be a delay before the current limit starts increasing and is given by:

$$
\mathrm{t}_{\mathrm{DELAY}}=1.13 \mathrm{C}_{\mathrm{SS}} / \mathrm{I}_{\mathrm{CHG}}
$$

For input voltages less than 2.3 V during the start-up duration, the soft-start function has no effect on the internal 60 mA current limit. Therefore to fully take advantage of this feature, the soft-start capacitor has to be sized accordingly to account for the time it takes $\mathrm{V}_{\text {OUT }}$ to reach 2.3V. An approximate mathematical representation for the time it takes $\mathrm{V}_{\text {OUT }}$ to reach 2.3 V upon powering up is given by:

$$
\text { tPOWER-UP }=\frac{C_{O U T}\left(2.3-V_{\text {IN }}-V_{D}\right)}{\frac{260(L)}{2.3-V_{\text {IN }}}-I_{\text {OUT }}}
$$

## APPLLCATIONS INFORMATION

where:
$V_{D}=$ Voltage drop of P-channel parasitic diode
$I_{\text {OUT }}=$ Initial load current during start-up
C OUT Output capacitance

Hence you would select the start-up capacitor, $\mathrm{C}_{\text {SS }}$, to ensure $t_{\text {DeLAy }}>$ tpowerup. Remember that the above $^{\text {a }}$ equation is only valid for $\mathrm{V}_{\text {IN }}<2.3 \mathrm{~V}$. If $\mathrm{V}_{\text {IN }}$ is greater than 2.3 V , then tpOWERUP $=0 \mathrm{~ns}$.

## Design Example

Assume the LTC1700 is used to convert a 3.3V input to 5 V output. Load current requirement is a maximum 3 A and a minimum of 100 mA . Efficiency at both low and high Ioad currents is important. Ambient temperature $=25^{\circ} \mathrm{C}$.
Since low load current efficiency is important, Burst Mode operation is enabled by connecting pin 5 to $\mathrm{V}_{\text {OUT }}$.

$$
\text { Duty Cycle }=1-\mathrm{V}_{\text {IN }} / V_{\text {OUT }}=0.34
$$

Since the duty cycle is less than $36 \%$, the value of the inductor is chosen based on the $L_{\text {MINBURST }}$ equation.

$$
L_{\text {MINBURST }}=0.8 \mu \mathrm{H} .
$$

In the application, (Figure 7) a $4.6 \mu \mathrm{H}$ inductor is used to further reduce ripple current. The actual ripple current is now:

$$
\Delta \mathrm{L}_{\mathrm{L}}=3.3 \mathrm{~V}\left(\frac{0.34}{530 \mathrm{kHz}(4.6 \mathrm{uH})}\right)=0.46 \mathrm{~A}
$$

For the main N -channel MOSFET, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ should be:

$$
\mathrm{R}_{\mathrm{DS}(\mathrm{ON})(\mathrm{N}-\mathrm{CHANNEL})}=\frac{63 \mathrm{mV}}{\frac{\mathrm{I}_{0(\mathrm{MAX})}^{1-\mathrm{D}}}{1-0.5\left(\Delta \mathrm{l}_{\mathrm{L}}\right)}}=13.2 \mathrm{~m} \Omega
$$

Accounting for the peak current reduction due to slope compensation (see Figure 5), the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the N -channel should be:

$$
\begin{aligned}
\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} & =(13.2)(0.9) \\
& =11.9 \mathrm{~m} \Omega
\end{aligned}
$$

The factor, 0.9 , is obtained from Figure 5 using a duty cycle of $34 \%$. The peak current of the inductor is 5 A . Select an inductor that does not saturate at this current level. The average current through the N -channel MOSFET is 1.62A while the average current through the synchronous P channel MOSFET is 3A.

The FDS6670A and FDS6375 are chosen for the N-channel and P-channel MOSFET respectively. We can now calculate the temperature rise in the FDS6670A. RMS current flowing through the FDS6670A is 2.78A. Hence power dissipated is:

$$
\begin{aligned}
P_{\text {DISS }} & =(2.78)^{2}\left(8 \times 10^{-3}\right) \\
& =61.82 \mathrm{~mW}
\end{aligned}
$$

The $\theta_{\mathrm{JA}}$ of the FDS6670A is $50^{\circ} \mathrm{C} / \mathrm{W}$. Therefore temperature rise is:

$$
\begin{aligned}
\mathrm{T}_{\text {RISE }} & =61.82 \mathrm{~mW} \times 50 \\
& =3.1^{\circ} \mathrm{C}
\end{aligned}
$$

This is an insignificant temperature rise and therefore the omission of the $\rho \mathrm{T}$ in calculating the required $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ does not generate a large error.

At 3A load, the RMS current into the output capacitor is given by:

$$
I_{\operatorname{COUT}(\mathrm{RMS})}=3(5 / 3.3-1)^{0.5}=2.15 \mathrm{~A}
$$

To meetthe RMS current requirement, two SANYO POSCAP $100 \mu \mathrm{~F}$ capacitors are paralleled. These capacitors have low ESR ( $55 \mathrm{~m} \Omega$ ) and to futher reduce the overall ESR, a $10 \mu \mathrm{~F}$ ceramic capacitor is placed in parallel with the POSCAP capacitor. Figure 7 shows the complete circuit.

## LTC1700

## APPLLCATIONS InFORMATION



Figure 7. Design Example Schematic

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC1700. These items are illustrated graphically in the layout diagram in Figure 8. Check the following in your layout:

1. Are all the components connected close to the SW node (Pin 10)? The SW pin is the input to the $V_{D S}$ sense amplifier and the current reverse comparator.
2. Connect the $\mathrm{V}_{\text {OUT }}$ lead directly to the source of the P-channel MOSFET. Besides supplying current to the LTC1700, it also serves as the other input to the current reverse comparator.
3. Connect the (+) plate of C 2 to the source of the P -channel MOSFET. This capacitor supports the load current when the inductor is being "recharged".
4. Connect the ( - ) plate of C2 to the source of the N-channel MOSFET. Connect the power and signal ground to this node.
5. Does the $\mathrm{V}_{\mathrm{FB}}$ pin connect directly to the feedback resistors? The resistive divider R1 and R2 must be connected between the $(+)$ plate of C 2 and signal ground.
6. Keep the switching node SW away from sensitive small signal nodes.
7. Switched currents flow in M1, M2 and C2, keep the loop formed by these components as small as possible.


Figure 8. LTC1700 Layout Diagram (See PC Board Layout Checklist)

## 14

## TYPICAL APPLICATION

LTC1700 3.3V/1A Regulator with External Frequency Synchronization


PACKAGE DESCRIPTION


RECOMMENDED SOLDER PAD LAYOUT

Mea Package
10-Lead Plastic MSOP
(LTC DWG \# 05-08-1661)

GAUGE PLANE

NOTE:
GAUGE PLANE


1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152 mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION

LTC1700 $2.5 \mathrm{~V} \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V} / 1.8 \mathrm{~A}$ Output Regulator


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1307/LT1307B | Single Cell Micropower Step-Up Regulator | 3.3V/75mA From 1V; 600kHz Fixed Frequency |
| LT1316 | Burst Mode Operation DC/DC with Programmable Current Limit | 1.5V Minimum $\mathrm{V}_{\text {IN }}$; Precise Control of Peak Switch Current |
| LT1317 | 2-Cell Micropower Step-Up Regulator | 3.3V/200mA From Two Cells; 600kHz Fixed Frequency |
| LT1517-5 | Micropower, Regulated Charge Pump |  |
| LT1610 | 1.7MHz Single Cell Micropower Step-Up Regulator | 30uA IQ, MSOP Package, Internal Compensation |
| LT1611 | Inverting 1.4MHz Switching Regulator | 5 V to -5V at 150 mA , Low Output Noise |
| LT1613 | 1.4MHz Single Cell Micropower Regulator | 5-Lead SOT-23 Package |
| LT1619 | Micropower Step-Up Regulator Controller | Drives External NMOS; 3.3 V to 5 V at up to 8A |
| LTC1625 | No ReENSE Synchronous Step-Down Controller | Up to $97 \%$ Efficiency; $3.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 36 \mathrm{~V}$; $1.19 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {IN }}$; I IOUT up to 15 A |
| LTC1871 | Boost, Flyback and SEPIC Controller | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$; No R RENSE, Programmable Frequency 50 kHz to 1 MHz ; 10-Lead MSOP |
| LTC1872 | SOT-23, 550kHz Step-Up Controller | Minimum Board Area; Drives External NMOS |
| LTC3401/LTC3402 | Integrated 1A and 2A Synchronous Step-Up Regulators | Up to $97 \%$ Efficiency; up to 3 MHz Operation; No External Diode; 0.85V Start-Up Voltage |
| LTC3425 | 5A, Monolithic Step-Up Converter | 8MHz, 4-Phase Operation, Very Low Ripple, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN Package |
| LTC3803 | SOT-23 Flyback Controller | 200kHz Operation, Adjustable Slope Compensation, Internal Soft-Start |

