## General Description

The MAX1774 is a complete power－supply solution for PDAs and other hand－held devices．It integrates two high－efficiency step－down converters，a boost converter for backup battery regulation，and four voltage detec－ tors in a small 32－pin QFN or 28－pin QSOP package．
The MAX1774 accepts inputs from +2.7 V to +28 V and provides an adjustable main output from 1.25 V to 5.5 V at over 2A．The secondary core converter delivers an adjustable voltage from 1 V to 5 V and can deliver up to 1.5 A ．Both the main and core regulators have separate shutdown inputs．
When the AC adapter power is removed，an external P－ channel MOSFET switches input to the main battery． When the main battery is low，the backup step－up con－ verter sustains the main output voltage．When the back－ up battery can no longer deliver the required load，the system shuts down safely to prevent damage．Four on－ board voltage detectors monitor the status of the AC adapter power，main battery，and backup battery．
The MAX1774 evaluation kit is available to help reduce design time．

Applications
Hand－Held Computers
PDAs
Internet Access Tablets
POS Terminals
Subnotebooks
Pin Configurations


Dual，High－Efficiency，Synchronous－Rectified
Step－Down Converters
Thin，Small（1mm High）QFN Package
Step－Up Converter for Backup Battery
Main Power
Adjustable from＋1．25V to＋5．5V

> Over 2A Load Current

Up to 95\％Efficiency
－Core Power
Adjustable from 1V to 5V Internal Switches
Up to 1．5A Load Current Up to 91\％Efficiency
－Automatic Main Battery Switchover
－100\％（max）Duty Cycle
－Up to 1.25 MHz Switching Frequency
－Input Voltage Range from＋2．7V to＋28V
－Four Low－Voltage Detectors
－170 1 A Quiescent Current
－ $8 \mu \mathrm{~A}$ Shutdown Current
－Digital Soft－Start
－Independent Shutdown Inputs
Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :---: | :--- | :--- |
| MAX1774EEI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 QSOP |
| MAX1774EGJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $327 \mathrm{~mm} \times 7 \mathrm{~mm}$ QFN |

Functional Diagram


Pin Configurations continued at end of data sheet．

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

## ABSOLUTE MAXIMUM RATINGS

IN, डुDDNM, $\overline{M D R V}, ~ D B I, ~ L B I, ~ A C I, ~$<br>CVH to GND ......................................................-0.3V to +30 V<br>IN to CVH, PDRV ..................................................... 0.3 V to +6 V<br>BIN to CS-...............................................................-0.3V to +6 V<br>LXB to GND ................................................-0.3V to (VBIN+ 0.7V)<br>PDRV to GND..................................(VCVH $-0.3 \mathrm{~V})$ to ( $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ )<br>All Other Pins to GND.<br>- -0.3 V to +6 V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(Figure 1, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INS }}+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN |  | 2.7 |  | 28 | V |
| Input Quiescent Supply Current | IIN | $\begin{aligned} & V_{F B M}=+1.5 \mathrm{~V}, V_{F B C}=+1.5 \mathrm{~V}, \\ & V \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 18 | 40 | $\mu \mathrm{A}$ |
| CS- Quiescent Supply Current | Ics- | $\begin{aligned} & V_{F B M}=+1.5 \mathrm{~V}, V_{F B C}=+1.5 \mathrm{~V}, \\ & V \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 110 | 220 | $\mu \mathrm{A}$ |
| Core Regulator Quiescent Supply Current | IINC | $\mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}$, <br> $V \overline{\text { SHDNM }}=V \overline{\text { SHDNC }}=+3.3 \mathrm{~V}$ |  | 60 | 105 | $\mu \mathrm{A}$ |
| Backup Mode BIN Quiescent Supply Current | IBIN | $\begin{aligned} & V_{\mathrm{BIN}}=+3.3 \mathrm{~V}, \mathrm{CS}-\text { open } \\ & V_{\text {FBM }}=+1.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{SHDNM}}=+3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{BKOFF}}=+1.5 \mathrm{~V}, \overline{\text { SHDNC }}=\mathrm{GND} \end{aligned}$ |  | 60 | 105 | $\mu \mathrm{A}$ |
| IN Shutdown Supply Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND |  | 8 | 40 | $\mu \mathrm{A}$ |
| MAIN REGULATOR |  |  |  |  |  |  |
| Main Output Voltage Adjust Range |  |  | 1.25 |  | 5.5 | V |
| FBM Regulation Threshold | $V_{\text {FBM }}$ | $\begin{aligned} & V_{(C S}+- \text { CS-) }=0 \text { to }+60 \mathrm{mV}, \\ & V_{\text {IN }}=+3.5 \mathrm{~V} \text { to }+28 \mathrm{~V} \end{aligned}$ | 1.21 | 1.25 | 1.29 | V |
| FBM Input Current | IFBM | $\mathrm{V}_{\text {FBM }}=+1.3 \mathrm{~V}$ | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| Current-Limit Threshold |  | $\mathrm{V}_{\mathrm{CS}}^{+}$- $\mathrm{V}_{\text {CS- }}$ | 60 | 80 | 100 | mV |
| Minimum Current-Limit Threshold |  | VCS+ - Vcs- | 5 | 15 | 25 | mV |
| Valley Current Threshold |  | $\mathrm{V}_{\mathrm{CS}}+$ - $\mathrm{V}_{\text {cs- }}$ | 40 | 50 | 60 | mV |
| Zero Current Threshold |  | $\mathrm{VCS}_{+}$- VCs- | 0 | 5 | 15 | mV |
| PDRV, NDRV Gate Drive Resistance |  | $\mathrm{V}_{\text {CS }}=+3.3 \mathrm{~V}$, IPDRV, $\mathrm{I}^{\text {NDRV }}=50 \mathrm{~mA}$ |  | 2 | 5.5 | $\Omega$ |
| CS- to CVL Switch Resistance |  | $\mathrm{ICVL}=50 \mathrm{~mA}$ |  | 4.5 | 9.5 | $\Omega$ |
| PDRV, NDRV Dead Time |  |  |  | 50 |  | ns |

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover

## ELECTRICAL CHARACTERISTICS (continued)

(Figure 1, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+85^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Duty Cycle |  |  | 100 |  |  | \% |
| Minimum On-Time |  |  | 200 | 400 | 650 | ns |
| Minimum Off-Time |  |  | 200 | 400 | 650 | ns |
| CORE REGULATOR |  |  |  |  |  |  |
| Input Voltage Range | VINC |  | 2.6 |  | 5.5 | V |
| INC Undervoltage Lockout |  | VINC rising | 2.40 | 2.47 | 2.55 | V |
|  |  | VINC falling | 2.30 | 2.37 | 2.45 |  |
| Core Output Voltage Adjust Range |  |  | 1.0 |  | 5.0 | V |
| Maximum Core Load Current |  | $\mathrm{V}_{\text {CORE }}=1.8 \mathrm{~V}$ (Note 1) | 1 | 1.5 |  | A |
| FBC Regulation Threshold | $V_{\text {FBC }}$ | VINC $=+2.5$ to +5.5 V , IOUTC $=0$ to 200 mA | 0.97 | 1.0 | 1.03 | V |
| FBC Input Current | IfBC | $\mathrm{V}_{\mathrm{FBC}}=+1.3 \mathrm{~V}$ | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| Dropout Voltage |  | IOUTC $=400 \mathrm{~mA}$ |  | 0.1 | 0.25 | V |
| LXC Leakage Current | ILXC | $\mathrm{V}_{\text {INC }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\text {LXC }}=0$ to +5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
| LXC P-Channel, N-Channel OnResistance |  |  |  | 0.25 | 0.5 | $\Omega$ |
| LXC P-Channel Current Limit | ICLC |  | 1200 | 1800 | 3000 | mA |
| LXC P-Channel Minimum Current |  |  | 100 | 250 | 400 | mA |
| LXC N-Channel Valley Current |  |  | 900 | 1400 | 2400 | mA |
| LXC N-Channel Zero-Crossing Current |  |  | 40 | 110 | 170 | mA |
| LXC Dead Time |  |  |  | 50 |  | ns |
| Max Duty Cycle |  |  | 100 |  |  | \% |
| Minimum On-Time |  |  | 170 | 400 | 690 | ns |
| Minimum Off-Time |  |  | 170 | 400 | 690 | ns |
| BACKUP REGULATOR |  |  |  |  |  |  |
| Backup Battery Input Voltage | VBBATT |  | 0.9 |  | 5.5 | V |
| LXB N-Channel On-Resistance |  | VCS- $=+3.3 \mathrm{~V}$, $1 \mathrm{LXB}=50 \mathrm{~mA}$ |  | 1.9 | 3.5 | $\Omega$ |
| LXB Current Limit |  |  | 200 | 350 | 600 | mA |
| LXB Leakage Current |  | $\mathrm{V}_{\text {LXB }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBM}}=+1.3 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| BIN Leakage Current | I BIN | $\begin{aligned} & \mathrm{V} \mathrm{BIN}=+5.5 \mathrm{~V}, \mathrm{CS}-=\overline{\mathrm{BKOFF}}= \\ & \overline{\mathrm{SHDNC}}=\overline{\mathrm{SHDNM}}=\mathrm{GND} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| BIN, CS- Switch Resistance |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}=+3.3 \mathrm{~V}, \overline{\mathrm{BKOFF}}=\mathrm{GND}, \\ & \overline{\mathrm{SHDNM}}=\mathrm{CVL} \end{aligned}$ |  | 7.5 | 15 | $\Omega$ |
| BIN Switch Zero-Crossing Threshold |  | $\begin{aligned} & \mathrm{VBIN}=+2.5 \mathrm{~V}, \overline{\mathrm{BKOFF}}=\overline{\mathrm{SHDNC}}= \\ & \overline{\mathrm{SHDNM}}=\mathrm{CVL} \end{aligned}$ |  | 17 | 35 | mV |
| LXB Maximum On-Time |  |  | 2.8 | 5.6 | 9.2 | $\mu \mathrm{S}$ |
| Zero Crossing Detector Timeout |  |  |  | 40 |  | $\mu \mathrm{s}$ |

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover

## ELECTRICAL CHARACTERISTICS (continued)

(Figure 1, $\mathrm{V}_{I N}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE |  |  |  |  |  |  |
| Reference Voltage | $V_{\text {REF }}$ |  | 1.23 | 1.25 | 1.27 | V |
| Reference Load Regulation |  | IREF $=0$ to $50 \mu \mathrm{~A}$ |  |  | 10 | mV |
| Reference Line Regulation |  | $\mathrm{V}_{\text {CS }}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{I}$ REF $=50 \mu \mathrm{~A}$ |  |  | 5 | mV |
| Reference Sink Current |  |  | 10 |  |  | $\mu \mathrm{A}$ |
| CVL, CVH REGULATORS |  |  |  |  |  |  |
| CVL Output Voltage | VCVL | I CVL $=50 \mathrm{~mA}$, VCs- $=0$ | 2.6 | 2.8 | 3.1 | V |
|  |  | $\mathrm{ICVL}=50 \mathrm{~mA}, \mathrm{~V} \mathrm{CS}-=+3.3 \mathrm{~V}$ |  | 3.2 |  |  |
| CVL Switchover Threshold |  | CS- rising, hysteresis $=100 \mathrm{mV}$ typical | 2.40 | 2.47 | 2.55 | V |
| CVH Output Voltage | VCVH | $\mathrm{V}_{\mathrm{IN}}=+4 \mathrm{~V}, \mathrm{ICVH}=25 \mathrm{~mA}$ |  | $\begin{gathered} V_{\text {IN }}- \\ 3.4 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}- \\ 2.8 \end{gathered}$ | V |
|  |  | V IN $=+12 \mathrm{~V}, \mathrm{ICVH}=50 \mathrm{~mA}$ |  | $\begin{gathered} \mathrm{V} \text { IN - } \\ 4.2 \end{gathered}$ | $\begin{gathered} \text { VIN - } \\ 3.7 \end{gathered}$ |  |
| CVH Switchover Threshold | VIN | VIN rising, hysteresis $=350 \mathrm{mV}$ typ |  | 5.5 |  | V |
| CVL Undervoltage Lockout |  | $V_{\text {CVL }}$ rising | 2.40 | 2.47 | 2.55 | V |
|  |  | $V_{\text {CVL }}$ falling | 2.30 | 2.37 | 2.45 |  |
| LOW-VOLTAGE COMPARATORS |  |  |  |  |  |  |
| Backup Regulator Shutdown Threshold | V $\overline{\text { BKOFF }}$ | V $\overline{\text { BKOFF }}$ rising | 0.51 | 0.55 | 0.59 | V |
|  |  | V $\overline{\text { BKOFF }}$ falling | 0.46 | 0.50 | 0.54 |  |
| $\overline{\text { BKOFF }}$ Input Bias Current |  | $\mathrm{V}_{\overline{\text { BKOFF }}}=+5.5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| LBI Threshold | VLBI | VLBI falling, hysteresis $=50 \mathrm{mV}$ typical | 1.17 | 1.20 | 1.23 | V |
| DBI Threshold | VDBI | VDBI falling, hysteresis $=50 \mathrm{mV}$ typical | 1.17 | 1.20 | 1.23 | V |
| $\overline{\text { BKUP Low-Input Threshold }}$ |  |  | 0.4 |  |  | V |
| LBI, DBI Input Leakage Current |  | $\mathrm{V}_{\text {LBI }}=\mathrm{V}_{\mathrm{DBI}}=+1.3 \mathrm{~V}$ |  |  | 100 | nA |
| $\overline{\mathrm{LBO}}, \overline{\mathrm{BKUP}}, \overline{\mathrm{ACO}}, \overline{\mathrm{MDRV}}$ Output Low |  | $\mathrm{ISINK}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\overline{\mathrm{LBO}}, \overline{\mathrm{BKUP}}, \overline{\mathrm{ACO}}, \overline{\mathrm{MDRV}}$ Output Leakage Current |  | $\mathrm{V}_{\mathrm{LBI}}=+1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ACI}}=+12 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{ACO}}}=$ $V \overline{\mathrm{LBO}}=\mathrm{V}_{\overline{\mathrm{BKUP}}}=+5.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{MDRV}}=+28 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| ACI Threshold |  | $\mathrm{V}_{\text {ACI }}-\mathrm{V}_{\text {INS }}$, ACI falling |  | 0.22 | 0.35 | V |
| ACI Input Leakage Current |  | $\mathrm{V}_{\mathrm{ACI}}=+1.3 \mathrm{~V}$ |  |  | 100 | nA |
| INS Input Leakage Current |  | $\mathrm{V}_{\text {INS }}=+3.3 \mathrm{~V}$ |  | 1.5 | 10 | $\mu \mathrm{A}$ |
| LOGIC INPUTS |  |  |  |  |  |  |
| $\overline{\text { SHDNM, }}$, $\overline{\text { SHDNC }}$ Input Low Voltage |  |  |  |  | 0.4 | V |
| SHDNM, $\overline{\text { SHDNC Input High }}$ Voltage |  |  | 2.0 |  |  | V |

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

## ELECTRICAL CHARACTERISTICS (continued)

(Figure $1, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :---: | :---: | UNITS 1

## ELECTRICAL CHARACTERISTICS

(Figure 1, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}-=\mathrm{V}_{\mathrm{CS}}^{+}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5} \mathbf{}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN |  | 2.7 | 28 | V |
| Input Quiescent Supply Current | IIN | $\mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{SHDNM}}=$ $\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V}$ |  | 40 | $\mu \mathrm{A}$ |
| CS- Quiescent Supply Current | Ics- | $\mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{SHDNM}}=$ V $\overline{\text { SHDNC }}=+3.3 \mathrm{~V}$ |  | 220 | $\mu \mathrm{A}$ |
| Core Regulator Quiescent Supply Current | IINC | $\begin{aligned} & \mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{SHDNM}}= \\ & \mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 105 | $\mu \mathrm{A}$ |
| Backup Mode BIN Quiescent Supply Current | IBIN | $\begin{aligned} & V_{\mathrm{BIN}}=+3.3 \mathrm{~V}, \mathrm{CS}-\text { open } \\ & V_{\text {FBM }}=+1.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{SHDNM}}=+3.3 \mathrm{~V}, \\ & V_{\overline{\mathrm{BKOFF}}}=+1.5 \mathrm{~V}, \overline{\mathrm{SHDNC}}=\mathrm{GND} \end{aligned}$ |  | 110 | $\mu \mathrm{A}$ |
| IN Shutdown Supply Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND |  | 40 | $\mu \mathrm{A}$ |
| MAIN REGULATOR |  |  |  |  |  |
| Main Output Voltage Adjust Range |  |  | 1.25 | 5.5 | V |
| FBM Regulation Threshold | $V_{\text {FBM }}$ | $\begin{aligned} & V(C S+- \text { CS- })=0 \text { to }+60 \mathrm{mV}, \\ & \mathrm{~V} \text { IN }=+3.5 \mathrm{~V} \text { to }+28 \mathrm{~V} \end{aligned}$ | 1.21 | 1.29 | V |
| FBM Input Current | IFBM | $\mathrm{V}_{\text {FBM }}=+1.3 \mathrm{~V}$ | -0.1 | 0.1 | $\mu \mathrm{A}$ |
| Current-Limit Threshold |  | $\mathrm{V}_{\text {CS }}+\mathrm{V}_{\text {CS- }}$ | 60 | 100 | mV |
| Minimum Current-Limit Threshold |  | VCS+ - VCS- | 5 | 25 | mV |
| Valley Current Threshold |  | $\mathrm{V}_{\text {CS }}+\mathrm{V}_{\text {CS }}$ | 40 | 60 | mV |
| Zero Current Threshold |  | VCS+ - VCS- | 0 | 15 | mV |
| PDRV, NDRV Gate Drive Resistance |  | VCS- $=+3.3 \mathrm{~V}$, IPDRV, $\mathrm{INDRV}=50 \mathrm{~mA}$ |  | 5.5 | $\Omega$ |
| CS- to CVL Switch Resistance |  | $\mathrm{ICVL}=50 \mathrm{~mA}$ |  | 9.5 | $\Omega$ |
| Maximum Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 200 | 650 | ns |
| Minimum Off-Time |  |  | 200 | 650 | ns |

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover

ELECTRICAL CHARACTERISTICS (continued)
(Figure 1, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}+=\mathrm{V}_{\mathrm{CS}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CORE REGULATOR |  |  |  |  |  |
| Input Voltage Range | VINC |  | 2.6 | 5.5 | V |
| INC Undervoltage Lockout |  | VInC rising | 2.39 | 2.55 | V |
|  |  | VINC falling | 2.29 | 2.45 |  |
| Core Output Voltage Adjust Range |  |  | 1.0 | 5.0 | V |
| Maximum Core Load Current |  | $\mathrm{V}_{\text {CORE }}=1.8 \mathrm{~V}$ ( Note 1) | 1 |  | A |
| FBC Regulation Threshold | $V_{\text {FBC }}$ | $\begin{aligned} & \mathrm{V}_{\text {INC }}=+2.5 \text { to }+5.5 \mathrm{~V}, \\ & \text { IOUTC }=0 \text { to } 200 \mathrm{~mA} \end{aligned}$ | 0.97 | 1.03 | V |
| FBC Input Current | IfBC | $\mathrm{V}_{\mathrm{FBC}}=+1.3 \mathrm{~V}$ | -0.1 | 0.1 | $\mu \mathrm{A}$ |
| Dropout Voltage |  | IOUTC $=400 \mathrm{~mA}$ |  | 0.25 | V |
| LXC Leakage Current | ILXC | $\mathrm{V}_{\text {IINC }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\text {LXC }}=0$ to +5.5 V | -10 | 10 | $\mu \mathrm{A}$ |
| LXC P-Channel, N-Channel On-Resistance |  |  |  | 0.5 | $\Omega$ |
| LXC P-Channel Current Limit |  |  | 1200 | 3010 | mA |
| LXC P-Channel Minimum Current |  |  | 100 | 420 | mA |
| LXC N-Channel Valley Current |  |  | 880 | 2450 | mA |
| LXC N-Channel Zero-Crossing Current |  |  | 40 | 170 | mA |
| Max Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 160 | 700 | ns |
| Minimum Off-Time |  |  | 170 | 690 | ns |
| BACKUP REGULATOR |  |  |  |  |  |
| Backup Battery Input Voltage | VBBATT |  | 0.9 | 5.5 | V |
| LXB N-Channel On Resistance |  | $\mathrm{V}_{\text {CS- }}=+3.3 \mathrm{~V}, \mathrm{l}$ LXB $=50 \mathrm{~mA}$ |  | 3.5 | $\Omega$ |
| LXB Current Limit |  |  | 200 | 600 | mA |
| LXB Leakage Current |  | $\mathrm{V}_{\text {LXB }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBM}}=+1.3 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |
| BIN Leakage Current | IBIN | $\begin{aligned} & \mathrm{V}_{\mathrm{BIN}}=+5.5 \mathrm{~V}, \mathrm{CS}-=\overline{\mathrm{BKOFF}}= \\ & \overline{\mathrm{SHDNC}}=\overline{\mathrm{SHDNM}}=\mathrm{GND} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ |
| BIN, CS- Switch Resistance |  | $\begin{aligned} & \mathrm{VCS}_{-}=+3.3 \mathrm{~V}, \overline{\mathrm{BKOFF}}=\mathrm{GND}, \\ & \overline{\mathrm{SHDNC}}=\mathrm{CVL} \end{aligned}$ |  | 15 | $\Omega$ |
| BIN Switch Zero-Crossing Threshold |  | $\begin{aligned} & \mathrm{VBIN}=+2.5 \mathrm{~V}, \overline{\mathrm{BKOFF}}=\overline{\mathrm{SHDNC}}= \\ & \overline{\mathrm{SHDNM}}=\mathrm{CVL} \end{aligned}$ |  | 35 | mV |
| LXB Maximum On-Time |  |  | 2.8 | 9.2 | $\mu \mathrm{s}$ |
| REFERENCE |  |  |  |  |  |
| Reference Voltage | VREF |  | 1.220 | 1.275 | V |
| Reference Load Regulation |  | IREF $=0$ to $50 \mu \mathrm{~A}$ |  | 10 | mV |
| Reference Line Regulation |  | $\mathrm{V}_{\text {CS }}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{I}$ REF $=50 \mu \mathrm{~A}$ |  | 5 | mV |
| Reference Sink Current |  |  | 10 |  | $\mu \mathrm{A}$ |

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover

## ELECTRICAL CHARACTERISTICS (continued)

(Figure $1, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{INC}}=\mathrm{V}_{\mathrm{CS}}+=\mathrm{V}_{\mathrm{CS}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CORE}}=+1.8 \mathrm{~V}, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CVL, CVH REGULATORS |  |  |  |  |  |
| CVL Output Voltage | VCVL | $\mathrm{I} \mathrm{CVL}=50 \mathrm{~mA}, \mathrm{~V}_{\text {CS- }}=0$ | 2.6 | 3.1 | V |
| CVL Switchover Threshold |  | VCS- rising, hysteresis $=100 \mathrm{mV}$ typical | 2.40 | 2.55 | V |
| CVH Output Voltage | VCVH | $\mathrm{V}_{\mathrm{IN}}=+4 \mathrm{~V}, \mathrm{I} \mathrm{IVH}=25 \mathrm{~mA}$ |  | N-2.8 | V |
|  |  | $\mathrm{V} / \mathrm{N}=+12 \mathrm{~V}, \mathrm{I} \mathrm{CVH}=50 \mathrm{~mA}$ |  | - 3.65 |  |
| CVL Undervoltage Lockout |  | VCVL rising | 2.40 | 2.57 | V |
|  |  | $\mathrm{V}_{\text {CVL }}$ falling | 2.30 | 2.47 |  |
| LOW-VOLTAGE COMPARATORS |  |  |  |  |  |
| Backup Regulator Shutdown Threshold | V $\overline{\text { BKOFF }}$ | $V_{\text {BKOFF }}$ rising | 0.51 | 0.59 | V |
|  |  | $V_{\text {BKOFF }}$ falling | 0.46 | 0.54 |  |
| $\overline{\text { BKOFF }}$ Input Bias Current |  | $V_{\text {BKOFF }}=+5.5 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |
| LBI Threshold | VLBI | VLBI falling, hysteresis $=50 \mathrm{mV}$ typical | 1.17 | 1.23 | V |
| DBI Threshold | V ${ }_{\text {DBI }}$ | VDBI falling, hysteresis $=50 \mathrm{mV}$ typical | 1.17 | 1.23 | V |
| BKUP Low-Input Threshold |  |  | 0.4 |  | V |
| LBI, DBI Input Leakage Current |  | $\mathrm{V}_{\text {LBI }}, \mathrm{V}_{\mathrm{DBI}}=+28 \mathrm{~V}$ |  | 100 | nA |
| $\overline{\mathrm{LBO}}, \overline{\mathrm{BKUP}}, \overline{\mathrm{ACO}}, \overline{\mathrm{MDRV}}$ Output Low |  | $\mathrm{ISINK}=1 \mathrm{~mA}$ |  | 0.4 | V |
| $\overline{\mathrm{LBO}}, \overline{\mathrm{BKUP}}, \overline{\mathrm{ACO}}, \overline{\mathrm{MDRV}}$ Output Leakage Current |  | $\begin{aligned} & \mathrm{V} \mathrm{LBI}=+1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ACI}}=\mathrm{V} \mathrm{VI}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ACO}}= \\ & \mathrm{V} \overline{\mathrm{LBO}}=\mathrm{V}_{\overline{\mathrm{BKUP}}}=+5.5 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{MDRV}}=+28 \mathrm{~V} \end{aligned}$ |  | 1.0 | $\mu \mathrm{A}$ |
| ACI Threshold |  | $\mathrm{V}_{\text {ACI }}-\mathrm{V}_{\text {INS }}$, ACI falling |  | 0.5 | V |
| ACI Input Leakage Current |  | $\mathrm{V}_{\mathrm{ACI}}=+1.3 \mathrm{~V}$ |  | 100 | nA |
| MAIN Input Leakage Current |  | $\mathrm{V}_{\text {INS }}=+3.3 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| LOGIC INPUTS |  |  |  |  |  |
| $\overline{\text { SHDNM, }}$, $\overline{\text { SHDNC Input Low }}$ Voltage |  |  |  | 0.4 | V |
| SHDNM, $\overline{\text { SHDNC Input High }}$ Voltage |  |  | 2.0 |  | V |
| SHDNM, $\overline{\text { SHDNC Input Low }}$ Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND | -1 | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDNC }}$ Input High Current |  | V SHDNC $=+5.5 \mathrm{~V}$ |  | 5 | $\mu \mathrm{A}$ |
| SHDNM Input High Current |  | $V \overline{\text { SHDNM }}=+28 \mathrm{~V}$ |  | 25 | $\mu \mathrm{A}$ |

Note 1: This parameter is guaranteed based on the LXC P-channel current limit and the LXC N-channel valley current.
Note 2: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover

Typical Operating Characteristics
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## MAIN SWITCHING WAVEFORMS

(LIGHT LOAD 100mA)

$5 \mu \mathrm{~s} / \mathrm{div}$


MAIN SWITCHING WAVEFORMS
(HEAVY LOAD 1A)


# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathbb{I}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


CORE SWITCHING WAVEFORMS (HEAVY LOAD 500mA)

$100 \mu \mathrm{~s} / \mathrm{div}$


100us/div

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{IN}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {INC }}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| QSOP | QFN |  |  |
| 1 | 30 | $\overline{\text { SHDNM }}$ | Shutdown for Main Regulator. Low voltage on $\overline{\text { SHDNM }}$ shuts off the main output. For normal operation, connect SHDNM to IN. |
| 2 | 31 | $\overline{\text { SHDNC }}$ | Shutdown for Core Regulator. Low voltage on $\overline{\text { SHDNC }}$ shuts off the core output. For normal operation, connect $\overline{\text { SHDNC }}$ to CVL. |
| 3 | 32 | $\overline{\text { BKUP }}$ | Open-Drain Backup Input/Output. The device is in backup mode when $\overline{\text { BKUP }}$ is low. $\overline{\text { BKUP }}$ can be externally pulled low to place the device in backup mode. |
| 4 | 1 | $\overline{\text { MDRV }}$ | Open-Drain Drive Output. $\overline{\text { MDRV }}$ goes low when the ACI voltage drops below the main voltage plus 220 mV and device is not in backup. Connect $\overline{\text { MDRV }}$ to the gate of the main battery P-channel MOSFET to switch the battery to IN when the AC adapter voltage is not present. |
| 5 | 2 | PGNDC | Power Ground for the Core Converter. Connect all grounds together close to the IC. |
| 6 | 3 | PGND | Power Ground. Ground for NDRV and core output synchronous rectifier. Connect all grounds together close to the IC. |
| 7 | 4 | NDRV | N-Channel Drive Output. Drives the main output synchronous-rectifier MOSFET. NDRV swings between CVL and PGND. |
| 8 | 5 | CVL | Low-Side Bypass. CVL is the output of an internal LDO regulator. This is the internal power supply for the device control circuitry as well as the N-channel driver. Bypass CVL with a $1.0 \mu \mathrm{~F}$ or greater capacitor to GND. When CS- is above the CVL switchover threshold ( 2.47 V ), CVL is powered from the main output. |
| 9 | 6 | IN | Power Supply Input |
| 10 | 7 | PDRV | P-Channel Drive Output. Drives the main output high-side MOSFET switch. PDRV swings between IN and CVH. The voltage at CVH is regulated at $\mathrm{V} \mathbb{N}-4.2 \mathrm{~V}$ unless the input voltage is less than 5.5 V . |
| 11 | 8 | CVH | High-Side Drive Bypass. This is the low-side of the P-channel driver output. Bypass with a $1.0 \mu \mathrm{~F}$ capacitor or greater to IN . When the input voltage is less than $5.5 \mathrm{~V}, \mathrm{CVH}$ is switched to PGND. |
| 12 | 9 | LXB | Backup Converter Switching Node. Connect an inductor from LXB to the backup battery and a Schottky diode to BIN to complete the backup converter. In backup mode, this step-up converter powers the main output from the backup battery through BIN. |

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| QSOP | QFN |  |  |
| - | 10 | LXB2 | Backup Converter Switching Node. Connect LXB2 to LXB as close to the IC as possible. |
| 13 | 11 | BIN | Backup Battery Input. Connect BIN to the output of the backup boost regulator. Bypass BIN with a 10رF or greater capacitor to GND. When the MAX1774 is in backup mode, BIN powers the main output. |
| 14 | 12 | $\overline{\text { BKOFF }}$ | Backup Disable Input. Driving $\overline{\text { BKOFF }}$ below +0.5 V disables the backup mode. In backup mode, the device enters shutdown when this pin is pulled low. $\overline{\text { BKOFF }}$ can be driven from a digital signal or can be used as a low battery detector to disable the backup converter when the backup battery is low. |
| 15 | 13 | ACI | AC Adapter Low-Voltage Detect Input. Connect to adapter DC input. When the voltage at ACI falls below the voltage at INS plus $+0.22 \mathrm{~V}, \overline{\mathrm{ACO}}$ asserts. |
| 16 | 14 | DBI | Dead Battery Input. Connect DBI to the main battery through a resistive voltage-divider. When DBI drops below +1.20 V , no AC adapter is connected ( $\overline{\mathrm{ACO}}$ is low, but main output still available), $\overline{\mathrm{BKUP}}$ asserts. |
| 17 | 15 | LBI | Low-Battery Input. Connect LBI to the main battery through a resistive voltage-divider. When the voltage at LBI drops below +1.20 V , $\overline{\mathrm{LBO}}$ asserts. |
| 18 | 16 | REF | Reference Voltage Output. Bypass REF to GND with a $0.22 \mu \mathrm{~F}$ or greater capacitor. |
| - | $\begin{array}{\|c} 17,25, \\ 29 \end{array}$ | N.C. | No Connection. Not Internally Connected. |
| 19 | 18 | FBM | Main Output Feedback. Connect FBM to a resistive voltage-divider to set main output voltage between +1.25 V to +5.5 V . |
| 20 | 19 | CS+ | Main Regulator High-Side Current-Sense Input. Connect the sense resistor between CS+ and CSThis voltage is used to set the current limit and to turn off the synchronous rectifier when the inductor current approaches zero. |
| 21 | 20 | CS- | Main Regulator Low-Side Current-Sense Input. Connect CS- to the main output. |
| 22 | 21 | FBC | Core Output Feedback. Connect FBC to a resistive voltage-divider to set core output between +1.0 V to +5.0 V . |
| 23 | 22 | GND | Analog Ground |
| 24 | 23 | INC | Core Supply Input |
| 25 | 24 | $\overline{\text { ACO }}$ | Low AC Output. Open drain $\overline{\mathrm{ACO}}$ asserts when ACI falls below the main output voltage plus 0.22 V . |
| 26 | 26 | $\overline{\mathrm{LBO}}$ | Open-Drain Low-Battery Output. $\overline{\mathrm{LBO}}$ asserts when LBI falls below +1.20V. |
| 27 | 27 | INS | Power-Supply Input Voltage Sense Input. Connect INS to the power-supply input voltage. |
| 28 | 28 | LXC | Core Converter Switching Node |

## Detailed Description

The MAX1774 dual step-down DC-DC converter is designed to power PDA, palmtop, and subnotebook computers. Normally, these devices require two separate power supplies-one for the processor and another higher voltage supply for the peripheral circuitry. The MAX1774 provides an adjustable +1.25 V to +5.5 V main output designed to power the peripheral circuitry of PDAs and similar devices. The main output delivers up to 2A output current. The lower voltage core converter has an adjustable +1.0 V to +5.0 V output, providing up to 1.5 A output current. Both regulators utilize a proprietary regulation scheme allowing PWM operation at
medium to heavy loads, and automatically switch to pulse skipping at light loads for improved efficiency. Under low-battery conditions, the MAX1774 enters backup mode, making use of a low-voltage backup battery and a step-up regulator to power the output. Figure 1 is the MAX1774 typical application circuit.

## Operating Modes for the Step-Down Converters

When delivering low output currents, the MAX1774 operates in discontinuous conduction mode. Current through the inductor starts at zero, rises as high as the minimum current limit (IMIN), then ramps down to zero during

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover


Figure 1. Typical Application Circuit For Low-Input Voltage Applications
each cycle (see Typical Operating Characteristics). The switch waveform may exhibit ringing, which occurs at the resonant frequency of the inductor and stray capacitance, due to the residual energy trapped in the core when the rectifier MOSFET turns off. This ringing is normal and does not degrade circuit performance.
When delivering medium-to-high output currents, the MAX1774 operates in PWM continuous-conduction mode. In this mode, current always flows through the inductor and never ramps to zero. The control circuit
adjusts the switch duty cycle to maintain regulation without exceeding the peak switching current set by the current-sense resistor.

## 100\% Duty Cycle and Dropout

The MAX1774 operates with a duty cycle up to $100 \%$, extending the input voltage range by turning the MOSFET on continuously when the supply voltage approaches the output voltage. This services the load when conventional switching regulators with less than

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 



Figure 2. Simplified Control System Block Diagram

100\% duty cycle fail. Dropout voltage is defined as the difference between the input and output voltages when the input is low enough for the output to drop out of regulation. Dropout depends on the MOSFET drain-tosource on-resistance, current-sense resistor, and inductor series resistance, and is proportional to the load current:
VDROPOUT = IOUT [RDS(ON) + RSENSE + RL]

## Regulation Control Scheme

The MAX1774 has a unique operating scheme that allows PWM operation at medium and high current, automatically switching to pulse-skipping mode at lower currents to improve light-load efficiency. Figure 2 shows a simplified block diagram.
Under medium and heavy load operation, the inductor current is continuous and the part operates in PWM mode. In this mode, depending on the duty cycle, either the minimum on-time or the minimum off-time sets the switching frequency. The duty cycle is approximately the output voltage divided by the input voltage. If the duty cycle is less than $50 \%$, the minimum on-time controls the frequency, and the frequency is approximately $f \approx 2.5 \mathrm{MHz} \times \mathrm{D}$, where D is the duty cycle. If the duty cycle is greater than $50 \%$, the minimum off-time sets the frequency, and the frequency is approximately $\mathrm{f} \approx 2.5 \mathrm{MHz} \times(1-\mathrm{D})$.

In both cases, the error comparator regulates the voltage. For low duty cycles ( $<50 \%$ ), the P-channel MOSFET is turned on for the minimum on-time, causing fixed-on-time operation. During the MOSFET on-time, the output voltage rises. Once the MOSFET is turned off, the voltage drops to the regulation threshold, when another cycle is initiated. For high duty cycles ( $>50 \%$ ), the MOSFET remains off for the minimum off-time, causing fixed-off-time operation. In this case, the MOSFET remains on until the output voltage rises to the regulation threshold. Then the MOSFET turns off for the minimum off-time, initiating another cycle.
By switching between fixed-on-time and fixed-off-time operation, the MAX1774 can operate at high input-output ratios and still operate up to $100 \%$ duty cycle for low dropout. When operating from fixed-on-time operation, the minimum output voltage is regulated, but in fixed-off-time operation, the maximum output voltage is regulated. Thus, as the input voltage drops below approximately twice the output voltage, a decrease in line regulation can be expected. The drop in voltage is approximately VDROP $\approx$ VRIPPLE. At light output loads, the inductor current is discontinuous, causing the MAX1774 to operate at lower frequencies, reducing the MOSFET gate drive and switching losses. In discontinuous mode, under most circumstances, the on-time will be a fixed minimum on-time of 400ns.

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

The MAX1774 features four separate current-limit threshold detectors and a watchdog timer for each of its step-down converters. In addition to the more common peak-current detector and zero-crossing detector, each converter also provides a valley-current detector, and a minimum-current detector. The valley-current detector is used to force the inductor current to drop to a lower level after hitting peak current before allowing the Pchannel MOSFET to turn on. This is a safeguard against inductor current significantly overshooting above the peak current when the inductor discharges too slowly when Vout/L is small. The minimum-current detector ensures that a minimum current is built up in the inductor before turning off the P-channel MOSFET. This helps the inductor to charge the output near dropout when the $\mathrm{dl} / \mathrm{dt}$ is small (because ( $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}$ ) / L is small) to avoid multiple pulses and low efficiency. This feature, however, is disabled during dropout and light-load conditions where the inductor current may take too long to reach the minimum current value. A watchdog timer overrides the minimum current after the P-channel MOSFET has been on for longer than about $10 \mu$ s.

Main Step-Down Converter
The main step-down converter features adjustable +1.25 V to +5.5 V output delivering up to 2 A from a +2.7 V to +28 V input (see Setting the Output Voltages ). The use of external MOSFETs and current-sense resistor maximizes design flexibility. The MAX1774 offers a synchronous-rectifier MOSFET driver that improves efficiency by eliminating losses through a diode. The two MOSFET drive outputs, PDRV and NDRV, control these external MOSFETs. The output swing of these outputs is limited to reduce power consumption by limiting the amount of injected gate charge (see Internal Linear Regulators section for details). Current-limit detection for all main converter current limits is sensed through a small-sense resistor at the converters' output (see Setting the Current Limit section ). Driving the SHDNM pin low puts the main converter in a low-power shutdown mode. The core regulator, low-voltage detectors, and backup converter are still functional when the main converter is in shutdown. When the MAX1774 enters backup mode, the main converter and its current sensor are shut off.

## Core Step-Down Converter

The core step-down converter produces $\mathrm{a}+1.0 \mathrm{~V}$ to +5.0 V output from $\mathrm{a}+2.6 \mathrm{~V}$ to +5.5 V input. The low-voltage input allows the use of internal power MOSFETs, taking advantage of their low RDS(ON), improving efficiency and reducing board space. Like the main converter, the core regulator makes use of a synchronousrectifying N-channel MOSFET, improving efficiency and
eliminating the need for an external Schottky diode. Current sensing is internal to the device, eliminating the need for an external sense resistor. The maximum and minimum current limits are sensed through the P-channel MOSFET, while the valley current and zero-crossing current are sensed through the N -channel MOSFET. The core output voltage is measured at FBC through a resistive voltage-divider. This divider can be adjusted to set the output voltage level (see Setting the Output Voltages). The core input can be supplied from the main regulator or an external supply that does not exceed +5.5 V (see High-Voltage Configuration and Low-Voltage Configuration sections). The core converter can be shut down independent of the main converter by driving SHDNC low. If the main converter output is supplying power to the core and is shut down, $\overline{\text { SHDNM }}$ controls both outputs. In this configuration, the core converter continues to operate when the MAX1774 is in backup mode.

## Voltage Monitors and Battery Switchover

 The MAX1774 offers voltage monitors ACI, LBI, DBI, and BKOFF that drive corresponding outputs to indicate low-voltage conditions. The AC adapter low-voltage detect input, ACI , is typically connected to the output of an AC-to-DC converter. When the voltage at ACl drops below the INS sense input plus 0.22 V , the low AC output, $\overline{A C O}$, is asserted. Figure 3 shows a simplified block diagram.The low and dead battery monitors (LBI and DBI) monitor the voltage at MAIN_BATT through a resistive volt-age-divider. When the voltage at LBI falls below +1.20 V , the low-battery output flag, $\overline{\mathrm{LBO}}$, is asserted.
When both VIN_AC and MAIN_BATT are present, the MAX1774 chooses one of the two supplies determined by ACI . To facilitate this, the MAX1774 provides an open-drain MOSFET driver output (MDRV). This drives an external P-channel MOSFET used to switch the MAX1774 from the AC input to the battery. MDRV goes low when $\overline{\mathrm{ACO}}$ is low, the main battery is not dead, and the MAX1774 is not in backup mode.
The MAX1774 enters backup mode when the voltage at DBI is below +1.20 V and VIN_AC is not present to the board. Under these conditions, the BKUP output is asserted (low), and the device utilizes its boost converter and a low-voltage backup battery to supply the main output. The BKUP pin can be driven low externally, forcing the MAX1774 to enter backup mode. If the voltage at BKOFF is less than 0.5 V , the backup converter is disabled. $\overline{\mathrm{BKOFF}}$ can be driven from a digital signal, or can be used as a low-battery detector to disable the backup converter when the backup battery is low.

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover



Figure 3. Simplified Block Diagram

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

Place $1 \mathrm{M} \Omega$ pullup resistors from the main output to $\overline{\mathrm{ACO}}, \overline{\mathrm{LBO}}$, and $\overline{\mathrm{BKUP}}$. Use a $1 \mathrm{M} \Omega$ pullup resistor from $\overline{M D R V}$ to IN .
When not in backup mode, the backup regulator is isolated from the main output by an internal switch. When the MAX1774 is in backup mode, the main converter is disabled, and the output of the backup regulator is connected to the main output. The core converter is still operable while in backup mode. The backup step-up converter cannot drive the typical main load current. The load at main must be reduced before entering backup mode.
If $\overline{\text { BKUP }}$ is de-asserted (goes high), the MAX1774 exits backup mode and resumes operation from the main battery or the AC adapter input. If $\overline{B K O F F}$ goes low, or the backup battery discharges where it cannot sustain the main output load, the backup converter shuts off. To restart the main converter, apply power to VIN_AC or MAIN_BATT.
The backup converter uses an external Schottky diode and internal power NMOS switch. Since this converter shares the same output as the main buck converter, it shares the same feedback network. This automatically sets the backup converter output voltage to that of the main converter. The backup converter generates an output between +1.25 V and +5.5 V from $\mathrm{a}+0.9 \mathrm{~V}$ to +5.5 V input, and provides a load current up to 20 mA . When the MAX1774 is in backup mode, the main cur-rent- sense circuit is turned off to conserve power.
When the output is out of regulation, the maximum inductor current limit and zero-current detectors regulate switching. The N -channel MOSFET is turned on until the maximum inductor current limit is reached, and shuts off until the inductor current reaches zero. When the output is within regulation, switching is controlled by the maximum pulse width, LXB, switch current limit, zero crossing, and the feedback voltage.

## Internal Linear Regulators

There are two internal linear regulators in the MAX1774. A high-voltage linear regulator accepts inputs up to +28 V , reducing it to +2.8 V at CVL to provide power to the MAX1774. If the voltage at CS- is greater than $+2.47 \mathrm{~V}, \mathrm{CVL}$ is switched to CS-, allowing it to be driven from the main converter, improving efficiency. CVL supplies the internal bias to the IC and power for the NDRV gate driver.
The CVH regulator output provides the low-side voltage for the main regulator's PDRV output. The voltage at CVH is regulated at 4.2 V below VIN to limit the voltage swing on PDRV, reducing gate charge and improving efficiency (Figure 3).


#### Abstract

Reference The MAX1774 has a trimmed internal +1.25 V reference at REF. REF can source no more than $50 \mu \mathrm{~A}$. Bypass REF to GND with a $0.22 \mu \mathrm{~F}$ capacitor.


## Design Procedure

## Low-Voltage Configuration

To improve efficiency and conserve board space, the core regulator operates from low input voltages, taking advantage of internal low-voltage, low-on-resistance MOSFETs. When the input voltage remains below 5.5 V , run the core converter directly from the input by connecting INC to IN (Figure 1). This configuration takes advantage of the core's low-voltage design and improves efficiency.

## High-Voltage Configuration

For input voltages greater than 5.5 V , cascade the main and core converters by connecting INC to the main output voltage (Figure 4). In this configuration, the core converter is powered from the main output. Ensure that the main output can simultaneously supply its load and the core input current.

## Backup Converter Configuration

The MAX1774 provides a backup step-up converter to power the device and provide the main output voltage when other power fails. The backup converter operates from a +0.9 V to +5.5 V battery. For most rechargeable batteries, such as NiCd or NiMH , the simple circuit of Figure 5 can be used to recharge the backup battery. In this circuit, the backup battery is charged through R1 and D10. Consult the battery manufacturer for charging requirements. To prevent the backup battery from overdischarging, connect a resistive voltagedivider from the backup battery to BKOFF. Resistor values can be calculated through the following equation:

$$
\mathrm{R} 12=\mathrm{R} 13 \times\left[\left(\mathrm{V}_{\mathrm{BU}} / \mathrm{V} \overline{\mathrm{BKOFF}}\right)-1\right]
$$

where $\mathrm{V}_{\overline{\mathrm{BKOFF}}}=0.5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{BU}}$ is the minimum acceptable backup battery voltage. Choose R13 to be less than $150 \mathrm{k} \Omega$.

Setting the Output Voltages The main output voltage is set from +1.25 V and +5.5 V with two external resistors connected as a voltagedivider to FBM (Figure 1). Resistor values can be calculated by the following equation:

$$
\mathrm{R} 10=\mathrm{R} 11 \times\left[\left(\mathrm{V}_{\text {OUTM }} / \mathrm{V}_{\mathrm{FBM}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FBM}}=+1.25 \mathrm{~V}$. Choose R11 to be $40 \mathrm{k} \Omega$ or less. The core regulator output is adjustable from +1.0 V to +5.0 V through two external resistors connected as a

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover



Figure 4. Typical Application Circuit (Cascaded)
voltage-divider to FBC (Figure 1). Resistor values can be calculated with the following equation:

$$
\mathrm{R} 8=\mathrm{R9} \times\left[\left(\mathrm{V}_{\text {OUTC }} / \mathrm{V}_{\text {FBC }}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FBC}}=+1.0 \mathrm{~V}$. Choose R 9 to be $30 \mathrm{k} \Omega$ or less.

## Setting the Current Limit

The main regulator current limit is set externally through a small current-sense resistor, RCs (Figure 1). The value of RCS can be calculated with the following equation:

$$
\text { RCS }=\text { VCLM } /(1.3 \times \text { IOUT })
$$

where $V_{C L M}=80 \mathrm{mV}$ is the current-sense threshold, and IOUT is the current delivered to the output. The core and backup converter current limits are set internally and cannot be modified.

Careful layout of the current-sense signal traces is imperative. Place RCS as close to the MAX1774 as possible. The two traces should have matching length and width, be as far as possible from noisy switching sig-

## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover



Figure 5. Typical Application Circuit (with Recharge)
nals, and be close together to improve noise rejection These traces should be used for current-sense signal routing only and should not carry any load current. Refer to the MAX1774 evaluation kit for layout examples.

Setting the Voltage Monitor Levels
The low battery and dead battery detector trip points can be set by adjusting the resistor values of the
divider string (R1, R2, and R3) in Figure 1 according to the following equations:

$$
\begin{gathered}
R 1=(R 2+R 3) \times\left[\left(V_{B D} / V_{T H}\right)-1\right] \\
R 2=R 3 \times\left[\left(V_{B L} / V_{B D}\right)-1\right]
\end{gathered}
$$

where $V_{B L}$ is the low battery voltage, $V_{B D}$ is the dead battery voltage, and $\mathrm{V}_{\mathrm{TH}}=+1.20 \mathrm{~V}$. Choose R3 to be less than $250 \mathrm{k} \Omega$.

# Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover 

## Inductor Selection

The essential parameters for inductor selection are inductance and current rating. The MAX1774 operates with a wide range of inductance values.
Calculate the inductance value for either CORE or MAIN, LMIN

$$
L(M I N)=\left(V / \mathbb{N}-V_{O U T}\right) \times(\operatorname{tON}(M I N) / \text { IRIPPLE })
$$

where toNmIN is typically 400ns, and IRIPPLE is the continuous conduction peak-to-peak IRIPPLE current.
In continuous conduction, IRIPPLE should be chosen to be $30 \%$ of the maximum load current. With high inductor values, the MAX1774 begins continuous-conduction operation at a lower fraction of full load (see Detailed Description).
The inductor's saturation current must be greater than the peak switching current to prevent core saturation. Saturation occurs when the inductor's magnetic flux density reaches the maximum level the core can support and inductance starts to fall. The inductor heating current rating must be greater than the maximum load current to prevent overheating. For optimum efficiency, the inductor series resistance should be less than the current-sense resistance.

## Capacitor Selection

Choose the output filter capacitors to service input and output ripple current with acceptable voltage ripple. ESR in the output capacitor is a major contributor to output ripple. For the main converter, low-ESR capacitors such as polymer or ceramic capacitors are recommended. For the core converter, choosing a low-ESR tantalum capacitor with enough ESR to generate about $1 \%$ ripple voltage across the output is helpful in ensuring stability.
Voltage ripple is the sum of contributions from ESR and the capacitor value:

$$
V_{\text {RIPPLE }} \approx V_{\text {RIPPLE,ESR }}+V_{\text {RIPPLE,C }}
$$

For tantalum capacitors, the ripple is determined mostly by the ESR. Voltage ripple due to ESR is:

$$
V_{\text {RIPPLE,ESR }} \approx(\text { RESR }) \times I_{\text {RIPPLE }}
$$

For ceramic capacitors, the ripple is mostly due to the capacitance. The ripple due to the capacitance is approximately:

$$
\text { VRIPPLE,C } \approx \text { L IRIPPLE²COUT VOUT }
$$

where Vout is the average output voltage.
These equations are suitable for initial capacitor selection. Final values should be set by testing a prototype or evaluation kit. When using tantalum capacitors, use good soldering practices to prevent excessive heat from damaging the devices and increasing their ESR.

Also, ensure that the tantalum capacitors' surge-current ratings exceed the startup inrush and peak switching currents.
The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple at $\operatorname{IN}$, caused by the circuit's switching. Use a low-ESR capacitor. Two smaller value low-ESR capacitors can be connected in parallel if necessary. Choose input capacitors with working voltage ratings higher than the maximum input voltage.

MOSFET Selection
The MAX1774 drives an external enhancement-mode Pchannel MOSFET and a synchronous-rectifier N-channel MOSFET. When selecting the MOSFETs, important parameters to consider are on-resistance (RDS(ON)), maximum drain-to-source voltage ( $\operatorname{VDS}(\mathrm{MAX})$ ), maximum gate-to-source voltage (VGS(MAX)), and minimum threshold voltage (VTH(MIN)).

Chip Information
TRANSISTOR COUNT: 4545
PROCESS: BiCMOS
Pin Configurations (continued)
TOP VIEW


## Dual, High-Efficiency, Step-Down Converter with Backup Battery Switchover



# Dual，High－Efficiency，Step－Down Converter with Backup Battery Switchover 

Package Information（continued）


