

STM706T/S/R, STM706P, STM708T/S/R

3 V supervisor

Features


- Precision V_{CC} monitor
 - STM706/708

T: $3.00 \text{ V } \leq \text{V}_{RST} \leq 3.15 \text{ V}$

S: $2.88 \text{ V } \leq \text{V}_{RST} \leq 3.00 \text{ V}$

R: STM706P: $2.59 \text{ V} \le \text{V}_{RST} \le 2.70 \text{ V}$

- RST and RST outputs
- 200 ms (typ.) t_{rec}
- Watchdog timer 1.6 s (typ.)
- Manual reset input (MR)
- Power-fail comparator (PFI/PFO)
- Low supply current 40 µA (typ.)
- Guaranteed RST (RST) assertion down to V_{CC} = 1.0 V
- Operating temperature: -40 °C to 85 °C (industrial grade)
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive



1. Contact local ST sales office for availability.

Table 1. Device summary

COMI	Watchdog input	Watchdog output ⁽¹⁾	Active-low RST ⁽¹⁾	Active-high RST ⁽¹⁾	Manual reset input	Power-fail comparator
STM706T/S/R	1	/		COM	/	1
STM706P ⁽²⁾		1	100			1
STM708T/S/R				V CON		1

- 1. Push-pull output.
- 2. The STM706P is identical to the STM706R, except its reset output is active-high.

September 2011 Doc ID 10518 Rev 11 1/32

Contents

1	Description	5
2	Pin descriptions	
	2.1 MR	8
	2.2 WDI	8
	2.3 WDO	
	2.4 RST	
	2.5 RST	
	2.6 PFI	
	2.7 PFO	9
3	Operation	11
	3.1 Reset output	11
	3.2 Push-button reset input	
	3.3 Watchdog input (STM706T/S/R and STM706P)	11
	3.4 Watchdog output (STM706T/S/R and STM706P)	11
	3.5 Power-fail input/output	12
	3.6 Ensuring a valid reset output down to V _{CC} = 0 V	12
	3.7 Interfacing to microprocessors with bi-directional reset pins	13
401	Typical operating characteristics	14
5.CO	Maximum ratings	21
61.C	DC and AC parameters	22
7) 1.0	Package mechanical data	26
800Y	Part numbering	29
9100	Revision history	31

577

WWW.100Y.COM

WWW.100Y.CC

List of tables

Table 1. Device summary Table 2. Signal names Table 3. Pin description Table 4. Absolute maximum ratings	
Table 2. Signal names	
Table 2. Signal names	
Table 2. Signal names	
Table 3. Pin description	
Table 4. Absolute maximum ratings	
Table 5. Operating and AC measurement conditions	
Table 6. DC and AC characteristics	
Table 7. SO8 - 8-lead plastic small outline, 150 mils body width.	
package mechanical data	
Table 8. TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size	
mechanical data	
Table 9. Ordering information scheme	
Table 10. Marking description	
Table 11. Document revision history	

WWW.100Y.COM.TW Http://www.100y.com.tw

WWW.100Y.COM.TW

List of figures

Figure 1.	Logic diagram (STM706T/S/R and STM706P)
Figure 2. Figure 3.	Logic diagram (STM708T/S/R)
Figure 4.	STM706T/S/R and STM706P TSSOP8 connections
Figure 5.	STM708T/S/R SO8 connections
Figure 6.	STM708T/S/R TSSOP8 connections
Figure 7.	Block diagram (STM706T/S/R and STM706P)9
Figure 8.	Block diagram (STM708T/S/R)
Figure 9.	Hardware hookup
Figure 10.	Reset output valid to ground circuit
Figure 11.	Interfacing to microprocessors with bi-directional reset I/O
Figure 12.	Supply current vs. temperature (no load)
Figure 13.	V _{PFI} threshold vs. temperature
Figure 14.	Reset comparator propagation delay vs. temperature
Figure 15.	Power-up t _{rec} vs. temperature
Figure 16.	Normalized reset threshold vs. temperature
Figure 17.	Watchdog timeout period vs. temperature
Figure 18.	PFI to PFO propagation delay vs. temperature
Figure 19.	Output voltage vs. load current (V _{CC} = 5 V; T _A = 25 °C)
Figure 20.	RST output voltage vs. supply voltage
Figure 21.	RST output voltage vs. supply voltage
Figure 22.	Power-fail comparator response time (assertion)
Figure 23.	Power-fail comparator response time (de-assertion)
Figure 24.	Maximum transient duration vs. reset threshold overdrive
Figure 25.	AC testing input/output waveforms
Figure 26.	Power-fail comparator waveform
Figure 27.	MR timing waveform
Figure 28.	Watchdog timing (STM706T/S/R and STM706P)23
Figure 29.	SO8 – 8-lead plastic small outline, 150 mils body width,
1/4~	package mechanical
Figure 30.	TSSOP8 – 8-lead, thin shrink small outline, 3 x 3 mm body size, outline

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


57


1 Description

The STM70x supervisors are self-contained devices which provide microprocessor supervisory functions. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (\overline{RST}) is forced low (or high in the case of RST).

These devices also offer a watchdog timer (except for STM708T/S/R) as well as a power-fail comparator to provide the system with an early warning of impending power failure.

The STM706P is identical to the STM706R, except its reset output is active-high. These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.





1. For STM706P only.

Figure 2. Logic diagram (STM708T/S/R)





Table 2. Signal names

Symbol	COMP	Name
MR	Push-button reset input	100 COM.
WDI	Watchdog input	MM 1007.
WDO	Watchdog output	TANN. TO COM
RST	Active-low reset output	11002.
RST ⁽¹⁾	Active-high reset output	MAN CON CO.
V _{CC}	Supply voltage	- CO
PFI	Power-fail input	11007.0
PFO	Power-fail output	W C
V_{SS}	Ground	100
NC	No connect	11/11/11/11/11


^{1.} For STM706P and STM708T/S/R only.

Figure 3. STM706T/S/R and STM706P SO8 connections



1. For STM706P reset output is active-high.

Figure 4. STM706T/S/R and STM706P TSSOP8 connections



1. For STM706P reset output is active-high.

Figure 5. STM708T/S/R SO8 connections





Figure 6. STM708T/S/R TSSOP8 connections



2 Pin descriptions

$2.1 \overline{MR}$

A logic low on \overline{MR} asserts the reset output. Reset remains asserted as long as \overline{MR} is low and for t_{rec} after \overline{MR} returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

2.2 WDI

If WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset (or $\overline{\text{WDO}}$) is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function cannot be disabled by allowing the WDI pin to float.

2.3 WDO

 $\overline{\text{WDO}}$ goes low when a transition does not occur on WDI within 1.6 s, and remains low until a transition occurs on WDI (indicating the watchdog interrupt has been serviced). $\overline{\text{WDO}}$ also goes low when V_{CC} falls below the reset threshold; however, unlike the reset output, $\overline{\text{WDO}}$ goes high as soon as V_{CC} exceeds the reset threshold. Output type is push-pull.

Note:

For those devices with a \overline{WDO} output, a watchdog timeout will not trigger reset unless \overline{WDO} is connected to \overline{MR} .

2.4 **RST**

Pulses low for t_{rec} when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.

2.5 RST

Pulses high for t_{rec} when triggered, and stays high whenever V_{CC} is above the reset threshold or when \overline{MR} is a logic high. It remains high for t_{rec} after either V_{CC} falls below the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from high to low.

2.6 PFI

When PFI is less than V_{PFI} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Connect to ground if unused.

57


2.7 **PFO**

When PFI is less than V_{PFI} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Output type is push-pull. \overline{PFO} pin is not supposed to be forced low by a processor. \overline{MR} input is gated off during the period \overline{PFO} is forced low. Leave open if unused.

Table 3. Pin description

V		1.100	in	M.T.		W.	MM.100 Y.COJ
STM	706P	STM7	06T/S/R	STM708T/S/R		Name	Function
SO8	TSSOP8	SO8	TSSOP8	SO8	TSSOP8)P8	N 11 100Y.
1	3	1	3	1	3	MR	Push-button reset input
6	8	6	8		\• <u>-</u>	WDI	Watchdog input
8	2	8	2		TV	WDO	Watchdog output (push-pull)
* 1	_	7	1	7 7	1	RST	Active-low reset output
7	1	_	N HOU	8	2	RST	Active-high reset output
2	4	2	4	2	4	V _{CC}	Supply voltage
4	6	4	6	4	6	PFI	Power-fail input
5	7	5	7	5	7	PFO	Power-fail output (push-pull)
3	5	3	5	3	5	V _{SS}	Ground
12.	_			6	8	NC	No connect

Figure 7. Block diagram (STM706T/S/R and STM706P)



1. For STM706P only.

Figure 8. Block diagram (STM708T/S/R)





Figure 9. Hardware hookup



- 1. For STM706T/S/R and STM706P.
- 2. For STM706P and STM708T/S/R.

477

3 Operation

3.1 Reset output

The STM70x supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog timeout occurs (if \overline{WDO} is connected to \overline{MR}), or when the push-button reset input (\overline{MR}) is taken low. \overline{RST} is guaranteed to be a logic low (logic high for STM706P and STM708T/S/R) for $V_{CC} < V_{RST}$ down to $V_{CC} = 1$ V for $T_A = 0$ °C to 85 °C.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset timeout period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset timeout period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

3.2 Push-button reset input

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see *Figure 27*) after it returns high. The \overline{MR} input has an internal 40 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain / collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1 μ F capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

3.3 Watchdog input (STM706T/S/R and STM706P)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the watchdog input (WDI) within t_{WD} (1.6 s), the watchdog output pin (WDO) is asserted. The internal 1.6s timer is cleared by either:

- 1. a reset pulse, or
- 2. by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns.

See Figure 28 for STM706T/S/R and STM706P.

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting.

3.4 Watchdog output (STM706T/S/R and STM706P)

When V_{CC} drops below the reset threshold, \overline{WDO} will go low even if the watchdog timer has not yet timed out. However, unlike the reset output, \overline{WDO} goes high as soon as V_{CC} exceeds the reset threshold. \overline{WDO} may be used to generate a reset pulse by connecting it to the \overline{MR} input.

3.5 Power-fail input/output


The power-fail input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the power-fail output (\overline{PFO}) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see *Figure 9*) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM70x or the microprocessor drops below the minimum operating voltage.

If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM70x so that a low voltage on PFI will generate a reset output.

3.6 Ensuring a valid reset output down to $V_{CC} = 0 \text{ V}$

When V_{CC} falls below 1 V, the state of the \overline{RST} output can no longer be guaranteed, and becomes essentially an open circuit. If a high value pulldown resistor is added to the \overline{RST} pin, the output will be held low during this condition. A resistor value of approximately 100 k Ω will be large enough to not load the output under operating conditions, but still sufficient to pull \overline{RST} to ground during this low voltage condition (see *Figure 10*).

Figure 10. Reset output valid to ground circuit



3.7 Interfacing to microprocessors with bi-directional reset pins

Microprocessors with bi-directional reset pins can contend with the STM70x reset output. For example, if the reset output is driven high and the micro wants to pull it low, signal contention will result. To prevent this from occurring, connect a $4.7k\Omega$ resistor between the reset output and the micro's reset I/O as in *Figure 11*.





Figure 11. Interfacing to microprocessors with bi-directional reset I/O

4 Typical operating characteristics

Typical values are at $T_A = 25$ °C.






Figure 13. V_{PFI} threshold vs. temperature





Figure 14. Reset comparator propagation delay vs. temperature









Figure 16. Normalized reset threshold vs. temperature






Figure 17. Watchdog timeout period vs. temperature






Figure 19. Output voltage vs. load current ($V_{CC} = 5 \text{ V}$; $T_A = 25 ^{\circ}\text{C}$)





Figure 20. RST output voltage vs. supply voltage








Figure 21. RST output voltage vs. supply voltage






20/32



Power-fail comparator response time (de-assertion)





577 Doc ID 10518 Rev 11

5 Maximum ratings

Stressing the device above the rating listed in the *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off)	-55 to 150	300 °C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO} ⁽²⁾	Input or output voltage	-0.3 to V _{CC} +0.3	V
V _{CC}	Supply voltage	-0.3 to 7.0	V
Io	Output current	20	mA
P_{D}	Power dissipation	320	mW

- 1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.
- Negative undershoot of −1.5 V for up to 10 ns or positive overshoot of V_{CC} + 1.5 V for up to 10 ns is allowable on the WDI and MR input pins.

6 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in *Table 5*, operating and AC measurement conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC measurement conditions

Parameter	STM70x	Unit
V _{CC} supply voltage	1.0 to 5.5	V
Ambient operating temperature (T _A)	-40 to 85	O °C
Input rise and fall times	≤5	ns
Input pulse voltages	0.2 to 0.8 V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7 V _{CC}	11(V)

Figure 25. AC testing input/output waveforms






Figure 26. Power-fail comparator waveform




22/32 Doc ID 10518 Rev 11

Figure 27. MR timing waveform



1. RST for STM706P and STM708T/S/R.

Figure 28. Watchdog timing (STM706T/S/R and STM706P)



DC and AC characteristics Table 6.

Symbol	Description	Test condition ⁽¹⁾	Min.	Тур.	Max.	Unit
V _{CC}	Operating voltage		1.2 ⁽²⁾		5.5	V
I _{CC}	V _{CC} supply current	V _{CC} < 3.6 V	-110	35	50	μA
'CC	v CC supply culton	V _{CC} < 5.5 V	11100	40	60	μΑ
	Input leakage current (WDI)	0 V < V _{IN} < V _{CC}	-1	yv	+1	μΑ
I _{LI}	Input leakage current (PFI)	0 V < V _{IN} < V _{CC}	-25	2	+25	nA
	Input leakage current	V _{RST} (max.) < V _{CC} < 3.6 V	25	80	250	μΑ
	(MR)	4.5 V < V _{CC} < 5.5 V	75	125	300	μA
1 v	Input high voltage (MR)	4.5 V < V _{CC} < 5.5 V	2.0		. 00	V
V _{IH}	input night voltage (win)	V _{RST} (max.) < V _{CC} < 3.6 V	0.7 V _{CC}	W	The	٧
V _{IH}	Input high voltage (WDI)	V _{RST} (max.) < V _{CC} < 5.5 V	0.7 V _{CC}		x1 10	V
V	Input low voltage (MR)	4.5 V < V _{CC} < 5.5 V	11	W	0.8	V
V_{IL}	input low voitage (Win)	V _{RST} (max.) < V _{CC} < 3.6 V			0.6	٧
V _{IL}	Input low voltage (WDI)	V _{RST} (max.) < V _{CC} < 5.5 V			0.3 V _{CC}	V
V _{OL}	Output low voltage (PFO, RST, RST, WDO)	V _{CC} = V _{RST} (max.), I _{SINK} = 3.2 mA		V	0.3	٧
T	Output low voltage (RST)	$I_{SINK} = 50 \mu A, V_{CC} = 1.0 V,$ $T_A = 0 ^{\circ}C \text{ to } 85 ^{\circ}C$			0.3	٧
V _{OL}	Output low voltage (H31)	$I_{SINK} = 100 \mu A,$ $V_{CC} = 1.2 V$			0.3	٧
V _{OH}	Output high voltage (RST, RST, WDO)	$I_{SOURCE} = 1 \text{ mA},$ $V_{CC} = V_{RST} \text{ (max.)}$	2.4			٧
	Output high voltage (PFO)	$I_{SOURCE} = 75 \mu A,$ $V_{CC} = V_{RST}$ (max.)	0.8 V _{CC}			٧
Power-fa	il comparator					
V _{PFI}	PFI input threshold	PFI falling (STM70xP/R, $V_{CC} = 3.0 \text{ V}$; STM70xS/T, $V_{CC} = 3.3 \text{ V}$)	1.20	1.25	1.30	٧
t _{PFD}	PFI to PFO propagation delay	MW.100 F. CC	Mil	2		μs
00x.	M.T.	100	oM.	4		
			力 材 料 1电子(上海 1电子(深圳	86-2		699

WWW.100Y.COM.TW **577** 24/32 Doc ID 10518 Rev 11 WWW.100Y.COM

Table 6. DC and AC characteristics (continued)

Symbol	Description	Test condition ⁽¹⁾	Min.	Тур.	Max.	Unit	
Reset thr	esholds	olds 100					
W	1001.00	STM706P/70xR	2.55	2.63	2.70	٧	
V_{RST}	Reset threshold ⁽³⁾	STM70xS	2.85	2.93	3.00	V	
	100	STM70xT	3.00	3.08	3.15	V	
	Reset threshold hysteresis	ON:IN W		20	37.	mV	
	RST pulse width	Blank (see Table 9)	140	200	280	ma	
t _{rec}	HST pulse width	A ⁽⁴⁾ (see <i>Table 9</i>)	160	200	280	ms	
Push-but	ton reset input	COMPA					
t _{MLMH}	MR pulse width	V _{RST} (max.) < V _{CC} < 3.6 V	500		100	ns	
(or t _{MR})	win pulse width	4.5 V < V _{CC} < 5.5 V	150		- 10	ns	
t _{MLRL}	MR to RST output delay	V _{RST} (max.) < V _{CC} < 3.6 V			750	ns	
(or t _{MRD})	Win to not output delay	4.5 V < V _{CC} < 5.5 V			250	ns	
Watchdo	timer (STM706T/S/R and STM706P)						
	Wetchdon time out paried	STM706P/70xR, V _{CC} = 3.0 V	1.12	1.60	2.24	S	
t _{WD}	Watchdog timeout period	STM70xS/70XT, $V_{CC} = 3.3 \text{ V}$					
Mrs	WDI pulpo width	4.5 V < V _{CC} < 5.5 V	50		WW	ns	
	WDI pulse width	V _{BST} (max.) < V _{CC} < 3.6 V	100		7	ns	

- 1. Valid for ambient operating temperature: T_A = -40 to 85 °C; V_{CC} = V_{RST} (max.) to 5.5 V (except where noted).
- 2. V_{CC} (min) = 1.0 V for T_A = 0 °C to +85 °C.
- 3. For V_{CC} falling.
- 4. STM706P/STM70xR, $V_{CC} = 3 \text{ V}$; STM706xS/STM70xT, $V_{CC} = 3.3 \text{ V}$.

7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 29. SO8 – 8-lead plastic small outline, 150 mils body width, package mechanical

Note: Drawing is not to scale.

Table 7. SO8 - 8-lead plastic small outline, 150 mils body width, package mechanical data

Cymphal		mm		TW	inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	4	1.35	1.75	17.7	0.053	0.069
A1	-11	0.10	0.25	-11	0.004	0.010
В		0.33	0.51)N-	0.013	0.020
С	_	0.19	0.25	014.7	0.007	0.010
D	_	4.80	5.00	V	0.189	0.197
ddd	_		0.10		<u>-</u>	0.004
E	_	3.80	4.00		0.150	0.157
е	1.27		_ ~	0.050		_
H	_	5.80	6.20	<u>=01</u>	0.228	0.244
h	N -	0.25	0.50		0.010	0.020
O L		0.40	0.90	<7-CC	0.016	0.035
α	_	0°	8°	0.7	0°	8°
CN	8	8	MAIN	and C	Or.	M




Figure 30. TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, outline


Note: Drawing is not to scale.

Table 8. TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, mechanical data

0	M.M.	mm		inches				
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.		
Α		11.700	1.10		_	0.043		
A1	7/1/1/	0.05	0.15	1	0.002	0.006		
A2	0.85	0.75	0.95	0.034	0.030	0.037		
b	_	0.25	0.40		0.010	0.016		
C	- 1	0.13	0.23	- T	0.005	0.009		
СР	_	- T 1	0.10	O.A.		0.004		
D	3.00	2.90	3.10	0.118	0.114	0.122		
е	0.65	AL AL		0.026	-11	- <		
E	4.90	4.65	5.15	0.193	0.183	0.203		
E1	3.00	2.90	3.10	0.118	0.114	0.122		
OF	0.55	0.40	0.70	0.022	0.016	0.030		
L1 .	0.95	7	-XX+101	0.037	$M_{\overline{J}}$	_		
α		0°	6°	W.	0°	6°		
N	8	8	W. N. P.	41 C	Divi	NT.		

Doc ID 10518 Rev 11

8 Part numbering



 $E = ECOPACK^{\mathbb{R}}$ packages, tubes

 $F = ECOPACK^{(R)}$ packages, tape and reel

- 1. Available in SO8 (M) package only.
- 2. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

Table 10. Marking description

Part number	Reset threshold	Package	Topside marking	
STM706P	2.63 V	SO8	706P	
		TSSOP8	700P	
STM706T	3.08 V	SO8	70CT	
		TSSOP8	706T	
STM706S	2.93 V	SO8	706S	
		TSSOP8	N.1 (7065	
STM706R	2.63 V	SO8	706R	
		TSSOP8	700h	
STM708T	3.08 V	SO8	708T	
		TSSOP8	7081	
STM708S	2.93 V	SO8	708S	
		TSSOP8	7063	
STM708R	2.63 V	SO8 708R		
		TSSOP8	70011	
MW			WW.	

WWW.100Y.COM.T

9 **Revision history**

Table 11. **Document revision history**

Date	Revision	Changes	
Oct-2003	T CC	Initial release.	
12-Dec-2003	2	Reformatted; update characteristics (<i>Figure 2</i> , <i>3</i> , <i>8</i> to <i>10</i> , <i>27</i> to <i>25 Table 6</i> to <i>9</i>).	
16-Jan-2004	2.1	Add Typical operating characteristics (Figure 13, to 19, 21, to 25)	
09-Apr-2004	3	Reformatted; update characteristics (Figure 15, 19, 21, 22, 25; Table 8,	
25-May-2004	4	Update characteristics (Table 3, Table 6).	
02-Jul-2004	5	Datasheet promoted; waveform corrected (Table 27).	
21-Sep-2004	6	Clarify root part numbers; (Figure 2, to 10, 29; Table 1, 3, 6, 9).	
25-Feb-2005	7	Update typical characteristics (Figure 13 to 25).	
02-Nov-2009	8	Updated <i>Table 1</i> , <i>Table 3</i> , <i>Table 4</i> , <i>Table 6</i> , <i>Table 9</i> , <i>Section 2.3</i> , <i>Section 2.7</i> , text in <i>Section 7</i> ; reformatted document.	
30-Apr-2010	9	Updated <i>Table 4</i> , corrected typo in <i>Table 2</i> , <i>Section 2.3</i> , <i>Section 3</i> , <i>Section 5</i> and <i>Section 6</i> , <i>Figure 17</i> , <i>Table 7</i> and <i>Table 8</i> .	
06-Aug-2010	10	Updated Features, Section 4: Typical operating characteristics; Table 9	
06-Sep-2011	11	Updated Section 2.7, Section 5 and Disclaimer, minor typo modifications throughout the document.	

MMM.TO

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW

NW.100Y.COM.T

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

32/32 Doc ID 10518 Rev 11

