



Check for Samples: TPS65023, TPS65023B

FEATURES

- 1.7 A, 90% Efficient Step-Down Converter for Processor Core (VDCDC1)
- 1.2 A, Up to 95% Efficient Step-Down Converter for System Voltage (VDCDC2)
- 1.0 A, 92% Efficient Step-Down Converter for Memory Voltage (VDCDC3)
- 30 mA LDO/Switch for Real Time Clock (VRTC)
- 2 × 200 mA General-Purpose LDO
- Dynamic Voltage Management for Processor Core
- Preselectable LDO Voltage Using Two Digital Input Pins
- Externally Adjustable Reset Delay Time
- Battery Backup Functionality
- Separate Enable Pins for Inductive Converters
- I²C[™] Compatible Serial Interface
- I²C[™] Setup and Hold Timing:

- TPS65023: 300ns

TPS65023B: 100ns

- 85-µA Quiescent Current
- Low Ripple PFM Mode
- Thermal Shutdown Protection
- 40 Pin, 5 mm × 5 mm QFN Package

APPLICATIONS

- Digital Media Players
- Internet Audio Player
- Digital Still Camera
- Smart Phones
- Supply DaVinci™ DSP Family Solutions

DESCRIPTION

The TPS65023, TPS65023B is an integrated Power Management IC for applications powered by one Li-Ion or Li-Polymer cell, and which require multiple power rails. The TPS65023, TPS65023B provides three highly efficient, step-down converters targeted at providing the core voltage, peripheral, I/O and memory rails in a processor based system. The core converter allows for on-the-fly voltage changes via serial interface, allowing the system to implement dynamic power savings. All three step-down converters enter a low-power mode at light load for maximum efficiency across the widest possible range of load currents. The TPS65023, TPS65023B also integrates two general-purpose 200 mA LDO voltage regulators, which are enabled with an external input pin. Each LDO operates with an input voltage range between 1.5 V and 6.5 V, allowing them to be supplied from one of the step-down converters or directly from the battery. The default output voltage of the LDOs can be digitally set to 4 different voltage combinations using the DEFLDO1 and DEFLDO2 pins. The serial interface can be used for dynamic voltage scaling, masking interrupts, or for dis/enabling and setting the LDO output voltages. The interface is compatible with the Fast/Standard mode I²C specification, allowing transfers at up to 400 kHz. The TPS65023, TPS65023B is available in a 40-pin (RSB) QFN package, and operates over a free-air temperature of -40°C to 85°C.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DaVinci, PowerPAD are trademarks of Texas Instruments. I²C is a trademark of NXP Semiconductors.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

TANN	PACKAGE	PART NUMBER ⁽²⁾
-40°C to 85°C	40 pin QFN (RSB)	TPS65023RSB
-40°C to 85°C	40 pin QFN (RSB)	TPS65023BRSB

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) The RSB package is available in tape and reel. Add the R suffix (TPS65023RSBR, TPS65023BRSBR) to order quantities of 3000 parts per reel. Add the T suffix (TPS65023RSBT; TPS65023BRSBT) to order quantities of 250 parts per reel.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

10	ON. TWIN TOWN COM.	VAL	UE	UNIT
	OON CONTAIN MAN TIOON CONTAIN	MIN 100	MAX	
VI	Input voltage range on all pins except AGND and PGND pins with respect to AGND	-0.3	COM.7W	V
NV	Current at VINDCDC1, L1, PGND1, VINDCDC2, L2, PGND2, VINDCDC3, L3, PGND3	M.M.100	2000	mA
-1	Peak current at all other pins	TANN TO	1000	mA
M	Continuous total power dissipation	See Therma	al Information Table	
TA	Operating free-air temperature	-40	85	%C
T_{J}	Maximum junction temperature	I WWW.	125	°C
T _s	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

THERMAL INFORMATION

		TPS65023	$^{\circ}$
	THERMAL METRIC ⁽¹⁾	RSB	UNITS
		40 PINS	ON COM
θ_{JA}	Junction-to-ambient thermal resistance	32.7	T CON
θ_{JCtop}	Junction-to-case (top) thermal resistance	15.3	100 7.0
θ_{JB}	Junction-to-board thermal resistance	13.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.1	C/VV
ΨЈВ	Junction-to-board characterization parameter	5.4	W. Loo
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	1.1	1007.

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2006–2011, Texas Instruments Incorporated



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	M. M. Too COM.	MIN	NOM MAX	UNIT
V _{CC}	Input voltage range step-down converters (VINDCDC1, VINDCDC2, VINDCDC3); pins need to be tied to the same voltage rail	2.5	V .	6 V
WT	Output voltage range for VDCDC1 step-down converter ⁽¹⁾	0.6	VINDCDC	1
V_{O}	Output voltage range for VDCDC2 step-down converter ⁽¹⁾	0.6	VINDCDC	2 V
	Output voltage range for VDCDC3 step-down converter ⁽¹⁾	0.6	VINDCDC	3
V _I	Input voltage range for LDOs (VINLDO1, VINLDO2)	1.5	6.	5 V
Vo	Output voltage range for LDOs (VLDO1, VLDO2)	1	VINLDO1-	2 V
I _{O(DCDC1)}	Output current at L1	N.CO	170) mA
WOD.	Inductor at L1 ⁽²⁾	1.5	2.2	μH
C _{I(DCDC1)}	Input capacitor at VINDCDC1 (2)	10	$O_{M:I}$	μF
C _{O(DCDC1)}	Output capacitor at VDCDC1 (2)	10 10	22	μF
I _{O(DCDC2)}	Output current at L2	· Voo.	120) mA
V.100 r.	Inductor at L2 ⁽²⁾	1.5	2.2	μH
C _{I(DCDC2)}	Input capacitor at VINDCDC2 (2)	10	COMIT	μF
C _{O(DCDC2)}	Output capacitor at VDCDC2 (2)	10	22	μF
I _{O(DCDC3)}	Output current at L3	1111.	100) mA
100	Inductor at L3 ⁽²⁾	1.5	2.2	μH
C _{I(DCDC3)}	Input capacitor at VINDCDC3 ⁽²⁾	10	100 J. JON'IA	μF
C _{O(DCDC3)}	Output capacitor at VDCDC3 (2)	10	22	μF
C _{I(VCC)}	Input capacitor at VCC (2)	1	· COn	μF
C _{i(VINLDO)}	Input capacitor at VINLDO (2)	1	N.Ing COM.	μF
C _{O(VLDO1-2)}	Output capacitor at VLDO1, VLDO2 (2)	2.2	W 1007.	μF
I _{O(VLDO1-2)}	Output current at VLDO1, VLDO2	MM	20) mA
C _{O(VRTC)}	Output capacitor at VRTC (2)	4.7	MM. T. COL	μF
T _A	Operating ambient temperature	-40	8	°C
TJ	Operating junction temperature	-40	12	5 °C
-17	Resistor from VINDCDC3, VINDCDC2, VINDCDC1 to VCC used for filtering ⁽³⁾		1 1 1	Ω (

When using an external resistor divider at DEFDCDC3, DEFDCDC2, DEFDCDC1 (1)

100X.COM.

See Applications Information section for more information. (2)

Up to 3 mA can flow into V_{CC} when all 3 converters are running in PWM. This resistor causes the UVLO threshold to be shifted (3)accordingly. WWW.1007.CON



VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

SDAT (input) for TPS6: oltage (except the SDAT oltage for the SDAT pin	Resistor pullup at SCLK = $4.7k\Omega$, pulled to VRTC	1.3			
NW.100 Y.COM	VRTC	13			
eltage for the SDAT pin		1.0		V _{CC}	V
	Resistor pullup at SDAT = $4.7k\Omega$, pulled to VRTC	1.45		V_{CC}	V
ltage	Resistor pullup at SCLK and SDAT = $4.7k\Omega$, pulled to VRTC	0		0.4	V
W.100 1	UNIT COL	1.	0.01	0.1	μA
SDAT (input) for TPS6	5023B	MIT			
oltage for the SCLK pin	Rpullup at SCLK = 4.7 k Ω , pulled to VRTC; For V _{CC} = 2.5V to 5.25V	1.4		V _{CC}	V
oltage for the SDAT pin	Rpullup at SDAT = 4.7 k Ω , pulled to VRTC; For V _{CC} = 2.5V to 5.25V	1.69	LM	V _{CC}	V
oltage for the SDAT pin	Rpullup at SDAT = 4.7 k Ω , pulled to VRTC; For V _{CC} = 2.5V to 4.5V	1.55	TY	V _{cc}	V
ltage	Rpullup at SCLK and SDAT = 4.7 k Ω , pulled to VRTC	V.CO	T.M	0.35	V
MM M.	DOY.CO TW WWW.10	O.Y.C.	0.01	0.1	μΑ
ESET, DCDC1_EN, DC	DC2_EN, DCDC3_EN, LDO_EN, DEFLDO1, DEFL	DO2	OM.	TW	
oltage	A TOO I. COMITY.	1.3	CON	V _{CC}	V
ltage	100Y.COM.TW	1000	~ ~ ~ ~	0.4	V
WW WW	W. TW WWW	1005	0.01	0.1	μA
OT_RESET	M. Inc. COM.	25	30	35	ms
AT, PWRFAIL, RESPWI	RON, INT, SDAT (output)	W.10	7.0	O_{M^*}	- 1
voltage	WILLIAM WA	- XI 10	10 X .c	6	V
oltage	I _{IL} = 5 mA	0	on Y.	0.3	V
lse at RESPWRON	External capacitor 1 nF	WW.	100	1 CO $_{\overline{D}}$	ms
ischarge current on pin	used for generating RESPWRON delay	1.7	102	2.3	μA
parator threshold on pin	used for generating RESPWRON delay	0.225	0.25	0.275	
nparator threshold on pin	used for generating RESPWRON delay	0.97	1.	1.103	CV
7 (1)2 -1	VRTC falling	-3%	2.4	3%	V
nold	VRTC rising	-3%	2.52	3%	V
nold			TIN	0.1	μΑ
ıţ	old	old VRTC falling old VRTC rising	old VRTC falling –3%	bold VRTC falling -3% 2.4 bold VRTC rising -3% 2.52	bold VRTC falling -3% 2.4 3% bold VRTC rising -3% 2.52 3%

Submit Documentation Feedback

Copyright © 2006–2011, Texas Instruments Incorporated



 $VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 \text{ V}, VBACKUP = 3 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}, \text{ typical values are } 1.0 ^{\circ}\text{C} \text{ to } 1.0 ^{\circ}\text{C}$ at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	1001. COM.1	MIN TYP	MAX	UNIT
SUPP	LY PINS: VCC, VINDCDC	1, VINDCDC2, VINDCDC3	TW TOOK OF THE			
OM.	TW WW	All 3 DCDC converters enabled, zero load, and no switching, LDOs enabled	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	85	100	
	Operating guinesent	All 3 DCDC converters enabled, zero load, and no switching, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	78	90	
l _(q)	Operating quiescent current, PFM	DCDC1 and DCDC2 converters enabled, zero load, and no switching, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	57	70	μA
		DCDC1 converter enabled, zero load, and no switching, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	43	55	
100	COM.TW	All 3 DCDC converters enabled and running in PWM, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	M.1 2	3	
100° 1	Current into VCC; PWM	DCDC1 and DCDC2 converters enabled and running in PWM, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	1.5	2.5	mA
		DCDC1 converter enabled and running in PWM, LDOs off	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	0.85	2	
W.	TOOL COM TW	MMM.1007.COM	VCC = 3.6 V, VBACKUP = 3 V; V _(VSYSIN) = 0 V	23	33	μΑ
$I_{(q)}$	Quiescent current	All converters disabled, LDOs off	VCC = 2.6 V, VBACKUP = 3 V; $V_{(VSYSIN)} = 0 \text{ V}$	3.5	5	μΑ
		WWW.100Y.CO	VCC = 3.6 V, VBACKUP = 0 V; V _(VSYSIN) = 0 V	00Y.CO	43	μA

100Y.COM.TW

Submit Documentation Feedback



VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, T_A = -40°C to 85°C, typical values are at $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UN
SUPPL	Y PINS: VBACKUP, VSYSIN, VRTC	TW WW.	TW			
I _(q)	Operating quiescent current	VBACKUP = 3 V, VSYSIN = 0 V; VCC = 2.6 V, current into VBACKUP	TW	20	33	μA
I _(SD)	Operating quiescent current	VBACKUP < V_VBACKUP, current into VBACKUP	M.T.W	2	3	μ
	VRTC LDO output voltage	VSYSIN = VBACKUP = 0 V, I _O = 0 mA	MITW	3		٧
lo CO	Output current for VRTC	VSYSIN < 2.57 V and VBACKUP < 2.57 V	TIV		30	m.
-101	VRTC short-circuit current limit	VRTC = GND; VSYSIN = VBACKUP = 0 V	$\mathbb{C}_{O_{M_{\mathbf{r}}}}$	V	100	m
01.0	Maximum output current at VRTC for RESPWRON = 1	VRTC > 2.6 V, V _{CC} = 3 V; VSYSIN = VBACKUP = 0 V	30	W		m
Vo	Output voltage accuracy for VRTC	VSYSIN = VBACKUP = 0 V; I _O = 0 mA	-1%	TV	1%	
1007	Line regulation for VRTC	VCC = VRTC + 0.5 V to 6.5 V, I _O = 5 mA	-1%	1.1	1%	
V.100	Load regulation VRTC	I _O = 1 mA to 30 mA; VSYSIN = VBACKUP = 0 V	-3%	V.T.A.	1%	
x 10	Regulation time for VRTC	Load change from 10% to 90%	100	10	- 1	μ
I _{lkg}	Input leakage current at VSYSIN	VSYSIN < V_VSYSIN	1001.	oM.	2	μ
MM.	r _{DS(on)} of VSYSIN switch	W. W.CO. T.M. WWW.	100 Y.C	,0,	12.5	(
Wir	r _{DS(on)} of VBACKUP switch	M. Ing COM.	1.10	CO_{M_2}	12.5	2
VV - 41	Input voltage range at VBACKUP ⁽¹⁾	1111001. CONT. 11	2.73	c01	3.75	. I
MW	Input voltage range at VSYSIN ⁽¹⁾	WILLIAM WILLIAM	2.73		3.75	\
WIN	VSYSIN threshold	VSYSIN falling	-3%	2.55	3%	1
	VSYSIN threshold	VSYSIN rising	-3%	2.65	3%	١
W	VBACKUP threshold	VBACKUP falling	-3%	2.55	3%	1
W	VBACKUP threshold	VBACKUP rising	-3%	2.65	3%	
SUPPL	Y PIN: VINLDO	WWW. TWO	MALA	YOO.	Com	1
I _(q)	Operating quiescent current	Current per LDO into VINLDO for LDO_CTRL = 0x0	WWW	16	30	μ
I _(SD)	Shutdown current	Total current for both LDOs into VINLDO, VLDO = 0 V	MM	0.1	01.1	μ

⁽¹⁾ Based on the requirements for the Intel PXA270 processor.

Submit Documentation Feedback

Copyright © 2006-2011, Texas Instruments Incorporated



VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, T_A = -40°C to 85°C, typical values are at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNI
VDCDC	1 STEP-DOWN CONVERTER	N.Com	M MM 100X.C			1	
V_{I}	Input voltage range, VINDCD	C1 CO	WWW.EGA.COM	2.5		6	V
l _o	Maximum output current	On r. COM:	W. Too CON	1700			mA
I _(SD)	Shutdown supply current in V	INDCDC1	DCDC1_EN = GND	1.7.1	0.1	1	μΑ
r _{DS(on)}	P-channel MOSFET on-resist	tance	$VINDCDC1 = V_{(GS)} = 3.6 \text{ V}$	WILL	125	261	mΩ
I _{lkg}	P-channel leakage current	1. To. COL	VINDCDC1 = 6 V	MARIA		2	μΑ
r _{DS(on)}	N-channel MOSFET on-resist	tance	VINDCDC1 = V _(GS) = 3.6 V	OM_{TT}	130	260	mΩ
I _{lkg}	N-channel leakage current	1100Y.C	$V_{(DS)} = 6 V$		7	10	μA
	Forward current limit (P-chan N-channel)	nel and	2.5 V < V _{I(MAIN)} < 6 V	1.94	2.19	2.44	Α
f _S	Oscillator frequency	1007	MITH WITTOO	1.95	2.25	2.55	MH
1100	Fixed output voltage FPWMDCDC1=0	100 Y	VINDCDC1 = 2.5 V to 6 V; $0 \text{ mA} \le I_O \le 1.7 \text{ A}$	-2	NT.N	2	0/
	Fixed output voltage FPWMDCDC1=1	I VDCDC1	VINDCDC1 = 2.5 V to 6 V; $0 \text{ mA} \le I_O \le 1.7 \text{ A}$	_1C	M.T.	1	%
VW.10	Adjustable output voltage with at DEFDCDC1; FPWMDCDC		VINDCDC1 = VDCDC1 + 0.5 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 1.7 A	-2	OM.	2	%
WW.	Adjustable output voltage with at DEFDCDC1; FPWMDCDC		VINDCDC1 = VDCDC1 + 0.5 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 1.7 A	100=1.	COM	TVI	%
NWV	Line Regulation	MMM	VINDCDC1 = VDCDC1 + 0.3 V (min. 2.5 V) to 6 V; I _O = 10 mA	W.100Y	0	M.T.V	%/
WW	Load Regulation	MW	I _O = 10 mA to 1700 mA	100	0.25	T.M	%/.
t _{Start}	Start-up time	WW	Time from active EN to start switching	145	175	200	μs
t _{Ramp}	V _{OUT} ramp-up time	1	Time to ramp from 5% to 95% of V _{OUT}	400	750	1000	μ
	Internal resistance from L1 to	GND	W.1001.	- XIW.1	1	COM	M
	VDCDC1 discharge resistanc	e	DCDC1 discharge = 1	1	300		Ω



VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

$\mathcal{A}\mathcal{A}^{1}$	PARAMETE		TEST CONDITIONS	MIN	TYP	MAX	UNI
VDCDC	2 STEP-DOWN CONVE	RTER	TW WW 1001.	N			
V_{I}	Input voltage range, V	INDCDC2	WWW. COM	2.5		6	V
			DEFDCDC2 = GND	1200			
lo	Maximum output curre	nt 100% CC	VINDCDC2 = 3.6 V; 3.3 V - 1% ≤ VDCDC2 ≤ 3.3V + 1%	1000			m <i>P</i>
I _(SD)	Shutdown supply curre	ent in VINDCDC2	DCDC2_EN = GND	1.1	0.1	1	μΑ
r _{DS(on)}	P-channel MOSFET o	n-resistance	$VINDCDC2 = V_{(GS)} = 3.6 \text{ V}$	MIL	140	300	mΩ
I _{lkg}	P-channel leakage cur	rent	VINDCDC2 = 6 V	TI	N	2	μΑ
r _{DS(on)}	N-channel MOSFET o	n-resistance	$VINDCDC2 = V_{(GS)} = 3.6 \text{ V}$	0^{M_T}	150	297	mΩ
I _{lkg}	N-channel leakage cui	rent	$V_{(DS)} = 6 V$	OM	7	10	μΑ
I _{LIMF}	Forward current limit (N-channel)	P-channel and	2.5 V < VINDCDC2 < 6 V	1.74	1.94	2.12	Α
f_S	Oscillator frequency	10	CONT.	1.95	2.25	2.55	MH
W.100	Fixed output voltage	VDCDC2 = 1.8 V	VINDCDC2 = 2.5 V to 6 V; $0 \text{ mA} \le I_0 \le 1.2 \text{ A}$	-2	MIT	2	%
	FPWMDCDC2=0	VDCDC2 = 3.3 V	VINDCDC2 = 3.7 V to 6 V; $0 \text{ mA} \le I_O \le 1.2 \text{ A}$	-1	$O_{M^{*}}$	1	70
	Fixed output voltage	VDCDC2 = 1.8 V	VINDCDC2 = 2.5 V to 6 V; 0 mA \leq I _O \leq 1.2 A	-2		2	%
NWV	FPWMDCDC2=1	VDCDC2 = 3.3 V	VINDCDC2 = 3.7 V to 6 V; $0 \text{ mA} \le I_0 \le 1.2 \text{ A}$	10-1	.co	1.11	7 0
	Adjustable output volta divider at DEFDCDC2		VINDCDC2 = VDCDC2 + 0.3 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 1 A	-2%		2%	
AN A	Adjustable output volta divider at DEFDCDC2		VINDCDC2 = VDCDC2 + 0.3 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 1 A	-1%	nny.C	1%	TW
V	Line Regulation	V.T.	VINDCDC2 = VDCDC2 + 0.3 V (min. 2.5 V) to 6 V; I _O = 10 mA	WW.	000	$CO_{N_{I}}$	%/\
	Load Regulation	NI.	I _O = 10 mA to 1000 mA	MAN AL.	0.25	i.Co.	%/ <i>F</i>
t _{Start}	Start-up time	OM.	Time from active EN to start switching	145	175	200	μs
t _{Ramp}	V _{OUT} ramp-up time	OMITW	Time to ramp from 5% to 95% of V _{OUT}	400	750	1000	μs
	Internal resistance from	n L2 to GND	WW. 100Y. COLLEN	M.	10	01.	MΩ
	VDCDC2 discharge re	sistance	DCDC2 discharge =1		300	on V.	Ω

Submit Documentation Feedback



VINDCDC1 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETE		TEST CONDITIONS	MIN	TYP	MAX	UNI
VDCDC	3 STEP-DOWN CONVE	RTER	TW WW 100Y.C. TIT				
V_{I}	Input voltage range, V	INDCDC3	MAN MANN ON COM	2.5		6	V
			DEFDCDC3 = GND	1000			
lo CON	Maximum output curre	ent 100 Y	VINDCDC3 = 3.6 V; 3.3V - 1% ≤ VDCDC3 ≤ 3.3V + 1%	525			m/
I _(SD)	Shutdown supply curre	ent in VINDCDC3	DCDC3_EN = GND	11.1	0.1	1	μΑ
r _{DS(on)}	P-channel MOSFET of	n-resistance	VINDCDC3 = V _(GS) = 3.6 V	MITI	310	698	mΩ
I _{lkg}	P-channel leakage cu	rrent	VINDCDC3 = 6 V	TI	0.1	2	μΑ
r _{DS(on)}	N-channel MOSFET of	n-resistance	VINDCDC3 = $V_{(GS)}$ = 3.6 V	\mathbf{O}_{Mr}	220	503	mΩ
I _{lkg}	N-channel leakage current		V _(DS) = 6 V	COM	7	10	μΑ
100Y	Forward current limit (N-channel)	P-channel and	2.5 V < VINDCDC3 < 6 V	1.28	1.49	1.69	Α
f_S	Oscillator frequency	W.1	MILL WAYNING	1.95	2.25	2.55	МН
W.100	Fixed output voltage	VDCDC3 = 1.8V	VINDCDC3 = 2.5 V to 6 V; 0 mA ≤ I _O ≤ 1 A	-2	M.T.	2	0/
	FPWMDCDC3=0	VDCDC3 = 3.3V	VINDCDC3 = 3.6 V to 6 V; 0 mA ≤ I _O ≤ 1 A	1	$O_{M^{*}}$	1	%
	Fixed output voltage	VDCDC3 = 1.8V	VINDCDC3 = 2.5 V to 6 V; 0 mA ≤ I _O ≤ 1 A	-2 ⁻²	OM	2	%
	FPWMDCDC3=1	VDCDC3 = 3.3V	VINDCDC3 = 3.6 V to 6 V; 0 mA ≤ I _O ≤ 1 A	10-1	.co.	1	70
	Adjustable output volta divider at DEFDCDC3		VINDCDC3 = VDCDC3 + 0.5 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 800 mA	-2%		2%	
	Adjustable output volta divider at DEFDCDC3	age with resistor ; FPWMDCDC3=1	VINDCDC3 = VDCDC3 + 0.5 V (min 2.5 V) to 6 V; 0 mA \leq I _O \leq 800 mA	-1%	my.C	1%	TW
V	Line Regulation	A.T.W	VINDCDC3 = VDCDC3 + 0.3 V (min. 2.5 V) to 6 V; I _O = 10 mA	MMT	000	$CO_{N_{J}}$	%/\
	Load Regulation)NI.	I _O = 10 mA to 1000 mA	MAN A.	0.25	Co	%/ <i>F</i>
t _{Start}	Start-up time	OM.	Time from active EN to start switching	145	175	200	μs
t _{Ramp}	V _{OUT} ramp-up time	TIMO	Time to ramp from 5% to 95% of V _{OUT}	400	750	1000	μs
	Internal resistance from	m L3 to GND	WW TION. COLITY	Mari	10	01.	MC
	VDCDC3 discharge re	esistance	DCDC3 discharge =1		300	OOY.	Ω



 $VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 \text{ V}, VBACKUP = 3 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}, \text{ typical values are } 1.0 ^{\circ}\text{C} \text{ to } 1.0 ^{\circ}\text{C}$ at $T_A = 25$ °C (unless otherwise noted)


MITTE	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VLDO1 and	VLDO2 LOW DROPOUT REGULATORS	W WWW TOOK	TW		П	
V_{l}	Input voltage range for LDO1, 2	M MAN CO.	1.5		6.5	V
V _{O(LD01)}	LDO1 output voltage range	N N N N N N CO	1		3.15	V
V _{O(LDO2)}	LDO2 output voltage range	11 W 100 2	1	(1	3.3	V
CO	Maximum output current for LDO1, LDO2	$V_1 = 1.8 \text{ V}, V_0 = 1.3 \text{ V}$	200			mA
COM	NW. STCO	$V_1 = 1.5 \text{ V}, V_0 = 1.3 \text{ V}$	Or T	120		
I _(SC)	LDO1 and LDO2 short circuit current limit	$V_{(LDO1)} = GND, V_{(LDO2)} = GND$	COMP		400	mA
		$I_O = 50 \text{ mA}, \text{ VINLDO} = 1.8 \text{ V}$	Mo-	I. A.	120	
	Minimum voltage drop at LDO1, LDO2	$I_O = 50 \text{ mA}, \text{ VINLDO} = 1.5 \text{ V}$		65	150	mV
UV - CO	M. Tall Market M	I _O = 200 mA, VINLDO = 1.8 V	4.COP	W	300	
1001.	Output voltage accuracy for LDO1, LDO2	$I_O = 10 \text{ mA}$	-2%	M. L	1%	
V.100 Y.C	Line regulation for LDO1, LDO2	VINLDO1, 2 = VLDO1,2 + 0.5 V (min. 2.5 V) to 6.5 V, I _O = 10 mA	-1%	M.TW	1%	
100 X.	Load regulation for LDO1, LDO2	I _O = 0 mA to 50 mA	-1%	OM.	1%	
You.	Regulation time for LDO1, LDO2	Load change from 10% to 90%	1001	10	77	μs
ANALOGIC	SIGNALS DEFDCDC1, DEFDCDC2, DEFD	CDC3	You.	Co	TW	
V _{IH} 1	High-level input voltage	CONL	1.3	COM.	VCC	V
V _{IL}	Low-level input voltage	100 r. CM:I.	110	MOD	0.1	V
MMA	Input bias current	100Y.C TW	100	0.001	0.05	μΑ
THERMAL S	SHUTDOWN	V. COM TIN WY	MAA	ny.Co		N
T _(SD)	Thermal shutdown	Increasing junction temperature	MN.T	160	DIAT.	°C
MAN	Thermal shutdown hysteresis	Decreasing junction temperature	-TXN .1	20	OM.	°C
INTERNAL (JNDERVOLTAGE LOCK OUT	TW.	MAA	100 X.C	100	TW
UVLO	Internal UVLO	VCC falling	-2%	2.35	2%	V
V _{(UVLO_HYST})	Internal UVLO comparator hysteresis	MM.100 COM. TW	WW	120	[.CO]	mV
VOLTAGE D	DETECTOR COMPARATORS	MINN. ON COMP	WW	Miss	N.CO	TA =
1	Comparator threshold (PWRFAIL_SNS, LOWBAT_SNS)	Falling threshold	-1%	1	1%	V
	Hysteresis	TIMM TO COM	40	50	60	mV
	Propagation delay	25-mV overdrive		WW.	10	μs
POWER GO	OD N	W 11007. M.TW		M A.	100 1	- 00
V _(PGOODF)	WWW.100Y.COM.TW	VDCDC1, VDCDC2, VDCDC3, VLDO1, VLDO2, decreasing	-12%	-10%	-8%	Y.C
V _(PGOODR)	WWW.100Y.COM.TW	VDCDC1, VDCDC2, VDCDC3, VLDO1, VLDO2, increasing	-7%	– 5%	-3%	

Submit Documentation Feedback

Copyright © 2006-2011, Texas Instruments Incorporated

WWW.100Y.COM.TW





PIN FUNCTIONS

PIN		CON	WWW. TV
NAME	NO.	1/0	DESCRIPTION
SWITCHING RE	GULATOR	SECTI	ON IN WALLOWS CONTINUE CONTINU
AGND1	40	V.C	Analog ground. All analog ground pins are connected internally on the chip.
AGND2	17	~ J (Analog ground. All analog ground pins are connected internally on the chip.
PowerPAD™	- 1 N	M 7.	Connect the power pad to analog ground.
VINDCDC1	6	700 X	Input voltage for VDCDC1 step-down converter. VINDCDC1 must be connected to the same voltage supply as VINDCDC2, VINDCDC3, and VCC.
L1	7	1.100	Switch pin of VDCDC1 converter. The VDCDC1 inductor is connected here.
VDCDC1	9	×1 100	VDCDC1 feedback voltage sense input. Connect directly to VDCDC1
PGND1	8	MASS	Power ground for VDCDC1 converter.
VINDCDC2	36	M.T.	Input voltage for VDCDC2 step-down converter. VINDCDC2 must be connected to the same voltage supply as VINDCDC1, VINDCDC3, and VCC.
L2	35	MAI.	Switch pin of VDCDC2 converter. The VDCDC2 inductor is connected here.
VDCDC2	33	- 1	VDCDC2 feedback voltage sense input. Connect directly to VDCDC2
PGND2	34	-311	Power ground for VDCDC2 converter
VINDCDC3	5		Input voltage for VDCDC3 step-down converter. VINDCDC3 must be connected to the same voltage supply as VINDCDC1, VINDCDC2, and VCC.
L3	4	111	Switch pin of VDCDC3 converter. The VDCDC3 inductor is connected here.
VDCDC3	2	1	VDCDC3 feedback voltage sense input. Connect directly to VDCDC3
PGND3	3	1	Power ground for VDCDC3 converter.




PIN FUNCTIONS (continued)

PIN NAME	NO.	1/0	DESCRIPTION
N.TV	W.	- TXI .	Power supply for digital and analog circuitry of VDCDC1, VDCDC2, and VDCDC3 dc-dc converters
VCC	37	NT	VCC must be connected to the same voltage supply as VINDCDC3, VINDCDC1, and VINDCDC2. VCC also supplies serial interface block.
DEFDCDC1	10		Input signal indicating default VDCDC1 voltage, 0 = 1.2 V, 1 = 1.6 V DEFDCDC1 can also be connected to a resistor divider between VDCDC1 and GND, if the output voltage of the DCDC1 converter is set in a range from 0.6 V to VINDCDC1 V.
DEFDCDC2	32	WW	Input signal indicating default VDCDC2 voltage, 0 = 1.8 V, 1 = 3.3 V DEFDCDC2 can also be connected to a resistor divider between VDCDC2 and GND, if the output voltage of the DCDC2 converter is set in a range from 0.6 V to VINDCDC2 V.
DEFDCDC3	1		Input signal indicating default VDCDC3 voltage, 0 = 1.8 V, 1 = 3.3 V DEFDCDC3 can also be connected to a resistor divider between VDCDC3 and GND, if the output voltage of the DCDC3 converter is set in a range from 0.6 V to VINDCDC3 V.
DCDC1_EN	25	- 1	VDCDC1 enable pin. A logic high enables the regulator, a logic low disables the regulator.
DCDC2_EN	24	I	VDCDC2 enable pin. A logic high enables the regulator, a logic low disables the regulator.
DCDC3_EN	23	I	VDCDC3 enable pin. A logic high enables the regulator, a logic low disables the regulator.
LDO REGULATOR	SECTION	NC	M. M. COM.
VINLDO	19	I	Input voltage for LDO1 and LDO2
VLDO1	20	0	Output voltage of LDO1
VLDO2	18	0	Output voltage of LDO2
LDO_EN	22	Ţ	Enable input for LDO1 and LDO2. A Logic high enables the LDOs, a logic low disables the LDOs.
VBACKUP	15	TW	Connect the backup battery to this input pin.
VRTC	16	0	Output voltage of the LDO/switch for the real time clock.
VSYSIN	14	L	Input of system voltage for VRTC switch.
DEFLD01	12	M.I.	Digital input. DEFLD01 sets the default output voltage of LDO1 and LDO2.
DEFLD02	13	1.1	Digital input. DEFLD02 sets the default output voltage of LDO1 and LDO2.
CONTROL AND I ²	C SECT	ION	TW WWW. 100X.CO. TW WWW. 100X.CO. TY. TV
HOT_RESET	11	Oly.	Push button input that reboots or wakes up the processor via RESPWRON output pin.
TRESPWRON	26	~dN	Connect the timing capacitor to TRESPWRON to set the reset delay time: 1 nF \rightarrow 100 ms.
RESPWRON	27	0	Open drain system reset output.
PWRFAIL	31	0	Open drain output. Active low when PWRFAIL comparator indicates low VBAT condition.
LOW_BAT	21	0	Open drain output of LOW_BAT comparator.
INT	28	0	Open drain output
SCLK	30	101	Serial interface clock line
SDAT	29	I/O	Serial interface data/address
PWRFAIL_SNS	38	Ind	Input for the comparator driving the PWRFAIL output.
LOWBAT_SNS	39	100	Input for the comparator driving the LOW_BAT output.
4	MM	N.100	DOX.COM.TW WWW.100X.COM.TW WWW.100X

Submit Documentation Feedback



FUNCTIONAL BLOCK DIAGRAM FOR TPS65023 AND TPS65023B






TYPICAL CHARACTERISTICS


Graphs were taken using the EVM with the following inductor/output capacitor combinations:

CONVERTER	INDUCTOR	OUTPUT CAPACITOR	OUTPUT CAPACITOR VALUE
VDCDC1	VLCF4020-2R2	C2012X5R0J106M	2 × 10 μF
VDCDC2	VLCF4020-2R2	C2012X5R0J106M	2 × 10 μF
VDCDC3	VLF4012AT-2R2M1R5	C2012X5R0J106M	2 × 10 μF

Table 1. Table of Graphs

*1 CC			FIGURE
η	Efficiency	vs Output current	1, 2, 3, 4, 5, 6
100 Y.C	Output voltage	vs Output current at 85°C	7, 8
	Line transient response	TW WW TIOO	9, 10, 11
1.100	Load transient response	CM.	12, 13, 14
VI 100 X	VDCDC2 PFM operation	COM: 1	15
100	VDCDC2 low ripple PFM operation	W.TW W.	16
(W.	VDCDC2 PWM operation	L.CO. TW WW	1007
WW.10	Startup VDCDC1, VDCDC2 and VDCDC3	COM.	18
1	Startup LDO1 and LDO2	COM.	19
N. V.	Line transient response	MY. WITH	20, 21, 22
WW	Load transient response	OV.CO. TW	23, 24, 25







Submit Documentation Feedback


Copyright © 2006-2011, Texas Instruments Incorporated


DCDC2: EFFICIENCY
















Figure 9.

Figure 10.



VDCDC3 LINE TRANSIENT RESPONSE




Figure 11.

VDCDC2 LOAD TRANSIENT RESPONSE




Figure 13.

VDCDC1 LOAD TRANSIENT RESPONSE




Figure 12.

VDCDC3 LOAD TRANSIENT RESPONSE




Figure 14.



VDCDC2 OUTPUT VOLTAGE RIPPLE




Figure 15.

VDCDC2 OUTPUT VOLTAGE RIPPLE

ILOAD = I mA, T _A = 25°C, PWM Mode V _{P-P} = 12 mV	DCDC2 = 1.8 V @ AC Coupled)	20 mV/Dį́iv	VINDCDC	
المتعادية والمتعادية والمتعارب والأرواق ومازينا والمتعارف والمتعارب والمتعارض والمتعارف والمتعارب والمتعارب والمتعارب			T _A = 25°C,	
المترين ويترون الكناف فأروا ومرين والأرواق ووالبناء والمريان والمرين ويروي ويتحربون المتحران والمتاكر والمتاكر والمتاكرة	3 303 - CO	$N_{\widetilde{\mathcal{J}}_{\widetilde{\mathcal{J}}_{\widetilde{\mathcal{J}}}}}$		XIV
	V _{P_P} = 12 mV			
				or milate
		WAGO,	WLD	

WWW.100Y.C WWW.100Y.COM.TW

VDCDC2 OUTPUT VOLTAGE RIPPLE




Figure 16.

STARTUP VDCDC1, VDCDC2, AND VDCDC3





Figure 18.










Figure 20.






Figure 21.




i iguie zz.











DETAILED DESCRIPTION

VRTC OUTPUT AND OPERATION WITH OR WITHOUT BACKUP BATTERY

The VRTC pin is an always-on output, intended to supply up to 30 mA to a permanently required rail (i.e. for a Real Time Clock). The TPS65023, TPS65023B asserts the RESPWRON signal if VRTC drops below 2.4 V. VRTC is selected from a priority scheme based on the VSYSIN and VBACKUP inputs.

When the voltage at the VSYSIN pin exceeds 2.65 V, VRTC connects to the VSYSIN input via a PMOS switch and all other paths to VRTC are disabled. The PMOS switch drops a maximum of 375 mV at 30 mA, which should be considered when using VRTC. VSYSIN can be connected to any voltage source with the appropriate input voltage, including VCC or, if set to 3.3 V output, DCDC2 or DCDC3. When VSYSIN falls below 2.65 V or shorts to ground, the PMOS switch connecting VRTC and VSYSIN opens and VRTC then connects to either VBACKUP or the output of a dedicated 3V/30mA LDO. Texas Instruments recommends connecting VSYSIN to VCC or ground - VCC if a non-replaceable primary cell is connected to VBACKUP and ground if the VRTC output will float.

If the PMOS switch between VSYSIN and VRTC is open and VBACKUP exceeds 2.65 V, VRTC connects to VBACKUP via a PMOS switch. The PMOS switch drops a maximum of 375 mV at 30 mA, which should be considered if using VRTC. A typical application may connect VBACKUP to a primary Li button cell, but any battery that provides a voltage between 2.65 V and 6 V (i.e. a single Li-lon cell or a single boosted NiMH battery) is acceptable, to supply the VRTC output. In systems with no backup battery, the VBACKUP pin should be connected to GND.


If the switches between VRTC and VSYSIN or VBACKUP are open, the dedicated 3-V/30-mA LDO, driven from VCC, connects to VRTC. This LDO is disabled if the voltage at the VSYSIN input exceeds 2.65 V.

Inside TPS65023, TPS65023B there is a switch (Vmax switch) which selects the higher voltage between VCC and VBACKUP. This is used as the supply voltage for some basic functions. The functions powered from the output of the Vmax switch are:

- INT output
- RESPWRON output
- HOT_RESET input
- LOW_BATT output
- PWRFAIL output
- Enable pins for dc-dc converters, LDO1 and LDO2
- Undervoltage lockout comparator (UVLO)
- Reference system with low frequency timing oscillators
- LOW BATT and PWRFAIL comparators

The main 2.25-MHz oscillator, and the I^2C^{TM} interface are only powered from V_{CC} .





- V_VSYSIN, V_VBACKUP thresholds: falling = 2.55 V, rising = 2.65 V ±3%
- RESPWRON thresholds: falling = 2.4 V, rising = 2.52 V ±3%

Figure 26.

STEP-DOWN CONVERTERS, VDCDC1, VDCDC2, and VDCDC3

The TPS65023, TPS65023B incorporates three synchronous step-down converters operating typically at 2.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter the power save mode (PSM), and operate with pulse frequency modulation (PFM). The VDCDC1 converter is capable of delivering 1.5 A output current, the VDCDC2 converter is capable of delivering 1.2 A and the VDCDC3 converter is capable of delivering up to 1 A.

The converter output voltages can be programmed via the DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins. The pins can either be connected to GND, VCC, or to a resistor divider between the output voltage and GND. The VDCDC1 converter defaults to 1.2 V or 1.6 V depending on the DEFDCDC1 configuration pin. If DEFDCDC1 is tied to ground, the default is 1.2 V. If it is tied to VCC, the default is 1.6 V. When the DEFDCDC1 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC1 V. See the application information section for more details. The core voltage can be reprogrammed via the serial interface in the range of 0.8 V to 1.6 V with a programmable slew rate. The converter is forced into PWM operation whilst any programmed voltage change is underway, whether the voltage is being increased or decreased. The DEFCORE and DEFSLEW registers are used to program the output voltage and slew rate during voltage transitions.

The VDCDC2 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC2 configuration pin. If DEFDCDC2 is tied to ground, the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC2 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC2 V.

The VDCDC3 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC3 configuration pin. If DEFDCDC3 is tied to ground the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC3 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC3 V.

The step-down converter outputs (when enabled) are monitored by power good (PG) comparators, the outputs of which are available via the serial interface. The outputs of the dc-dc converters can be optionally discharged via on-chip $300-\Omega$ resistors when the dc-dc converters are disabled.

Submit Documentation Feedback



During PWM operation, the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on. The inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time used to prevent shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal, again turning off the N-channel rectifier and turning on the P-channel switch.

The three dc-dc converters operate synchronized to each other with the VDCDC1 converter as the master. A 180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3 switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the VDCDC1 converter regulates a Li-lon battery voltage of 3.7 V to 1.2 V, the VDCDC2 converter from 3.7 V to 1.8 V, and the VDCDC3 converter from 3.7 V to 3.3 V. The phase of the three converters can be changed using the CON_CTRL register.

POWER SAVE MODE OPERATION

As the load current decreases, the converters enter the power save mode operation. During PSM, the converters operate in a burst mode (PFM mode) with a frequency between 750 kHz and 2.25 MHz, nominal for one burst cycle. However, the frequency between different burst cycles depends on the actual load current and is typically far less than the switching frequency with a minimum quiescent current to maintain high efficiency.

In order to optimize the converter efficiency at light load, the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then PSM is entered. The typical threshold to enter PSM is calculated as follows:

$$I_{PFMDCDC1 \text{ enter}} = \frac{VINDCDC1}{24 \Omega}$$

$$I_{PFMDCDC2 \text{ enter}} = \frac{VINDCDC2}{26 \Omega}$$

$$I_{PFMDCDC3 \text{ enter}} = \frac{VINDCDC3}{39 \Omega}$$
(1)

During the PSM the output voltage is monitored with a comparator, and by maximum skip burst width. As the output voltage falls below the threshold, set to the nominal V_O , the P-channel switch turns on and the converter effectively delivers a constant current defined as follows.

$$I_{PFMDCDC1 leave} = \frac{VINDCDC1}{18 \Omega}$$

$$I_{PFMDCDC2 leave} = \frac{VINDCDC2}{20 \Omega}$$

$$I_{PFMDCDC3 leave} = \frac{VINDCDC3}{29 \Omega}$$
(2)

If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to PWM mode if either of the following conditions are met:

- 1. the output voltage drops 2% below the nominal V_O due to increasing load current
- 2. the PFM burst time exceeds $16 \times 1/\text{fs}$ (7.11 µs typical).



These control methods reduce the quiescent current to typically 14 µA per converter, and the switching activity to a minimum, thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal output voltage at light load current results in a low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing capacitor values makes the output ripple tend to zero. The PSM is disabled through the I²C interface to force the individual converters to stay in fixed frequency PWM mode.

LOW RIPPLE MODE

Setting Bit 3 in register CON-CTRL to 1 enables the low ripple mode for all of the dc-dc converters if operated in PFM mode. For an output current less than approximately 10 mA, the output voltage ripple in PFM mode is reduced, depending on the actual load current. The lower the actual output current on the converter, the lower the output ripple voltage. For an output current above 10 mA, there is only minor difference in output voltage ripple between PFM mode and low ripple PFM mode. As this feature also increases switching frequency, it is used to keep the switching frequency above the audible range in PFM mode down to a low output current.

SOFT START

Each of the three converters has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a low current to initially charge the internal compensation capacitor. The soft start time is typically 750 µs if the output voltage ramps from 5% to 95% of the final target value. If the output is already precharged to some voltage when the converter is enabled, then this time is reduced proportionally. There is a short delay of typically 170 µs between the converter being enabled and switching activity actually starting. This allows the converter to bias itself properly, to recognize if the output is precharged, and if so to prevent discharging of the output while the internal soft start ramp catches up with the output voltage.

100% DUTY CYCLE LOW DROPOUT OPERATION

The TPS65023, TPS65023B converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage required to maintain dc regulation depends on the load current and output voltage. It is calculated as:

$$Vin_{min} = Vout_{min} + Iout_{max} \times (r_{DS(on)} max + R_L)$$
(3

with:

lout_{max} = maximum load current (Note: ripple current in the inductor is zero under these conditions)

 $r_{DS(on)}$ max = maximum P-channel switch $r_{DS(on)}$

 $R_1 = DC$ resistance of the inductor

Vout_{min} = nominal output voltage minus 2% tolerance limit

ACTIVE DISCHARGE WHEN DISABLED

When the VDCDC1, VDCDC2, and VDCDC3 converters are disabled, due to an UVLO, DCDC EN or OVERTEMP condition, it is possible to actively pull down the outputs. This feature is disabled per default and is individually enabled via the CON_CTRL2 register in the serial interface. When this feature is enabled, the VDCDC1, VDCDC2, and VDCDC3 outputs are discharged by a 300 Ω (typical) load which is active as long as the converters are disabled.

POWER GOOD MONITORING

All three step-down converters and both the LDO1 and LDO2 linear regulators have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value with 5% hysteresis. The outputs of these comparators are available in the PGOODZ register via the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the converters are disabled and the relevant PGOODZ register bits indicate that power is good.

Submit Documentation Feedback



LOW DROPOUT VOLTAGE REGULATORS

The low dropout voltage regulators are designed to operate well with low value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 300 mV at rated output current. Each LDO supports a current limit feature. Both LDOs are enabled by the LDO_EN pin, both LDOs can be disabled or programmed via the serial interface using the REG_CTRL and LDO_CTRL registers. The LDOs also have reverse conduction prevention. This allows the possibility to connect external regulators in parallel in systems with a backup battery. The TPS65023, TPS65023B step-down and LDO voltage regulators automatically power down when the V_{CC} voltage drops below the UVLO threshold or when the junction temperature rises above 160°C.

POWER GOOD MONITORING

Both the LDO1 and LDO2 linear regulators have power good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value, with 5% hysteresis. The outputs of these comparators are available in the PGOODZ register via the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the LDOs are disabled and the relevant PGOODZ register bits indicate that power is good.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit for the five regulators on the TPS65023, TPS65023B prevents the device from malfunctioning at low-input voltages and from excessive discharge of the battery. It disables the converters and LDOs. The UVLO circuit monitors the VCC pin, the threshold is set internally to 2.35 V with 5% (120 mV) hysteresis. Note that when any of the dc-dc converters are running, there is an input current at the VCC pin, which is up to 3 mA when all three converters are running in PWM mode. This current needs to be taken into consideration if an external RC filter is used at the VCC pin to remove switching noise from the TPS65023, TPS65023B internal analog circuitry supply.

POWER-UP SEQUENCING

The TPS65023, TPS65023B power-up sequencing is designed to be entirely flexible and customer driven. This is achieved by providing separate enable pins for each switch-mode converter, and a common enable signal for the LDOs. The relevant control pins are described in Table 2.

Table 2. Control Pins and Status Outputs for DC-DC Converters

PIN NAME	1/0	FUNCTION
DEFDCDC3	WIT.	Defines the default voltage of the VDCDC3 switching converter. DEFDCDC3 = 0 defaults VDCDC3 to 1.8 V, DEFDCDC3 = VCC defaults VDCDC3 to 3.3 V.
DEFDCDC2	W.	Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8 V, DEFDCDC2 = VCC defaults VDCDC2 to 3.3 V.
DEFDCDC1	W	Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 1.2 V, DEFDCDC1 = VCC defaults VDCDC1 to 1.6 V.
DCDC3_EN		Set DCDC3_EN = 0 to disable and DCDC3_EN = 1 to enable the VDCDC3 converter
DCDC2_EN	_ k1	Set DCDC2_EN = 0 to disable and DCDC2_EN = 1 to enable the VDCDC2 converter
DCDC1_EN		Set DCDC1_EN = 0 to disable and DCDC1_EN = 1 to enable the VDCDC1 converter
HOT_RESET	Ty	The HOT_RESET pin generates a reset (RESPWRON) for the processor.HOT_RESET does not alter any TPS65023, TPS65023B settings except the output voltage of VDCDC1. Activating HOT_RESET sets the voltage of VDCDC1 to its default value defined with the DEFDCDC1 pin. HOT_RESET is internally de-bounced by the TPS65023, TPS65023B.
RESPWRON	0	RESPWRON is held low when power is initially applied to the TPS65023, TPS65023B. The VRTC voltage is monitored: RESWPRON is low when VRTC < 2.4 V and remains low for a time defined by the external capacitor at the TRESPWRON pin. RESPWRON can also be forced low by activation of the HOT_RESET pin.
TRESPWRON	ı	Connect a capacitor here to define the RESET time at the RESPWRON pin (1 nF typically gives 100 ms).



SYSTEM RESET + CONTROL SIGNALS

The RESPWRON signal can be used as a global reset for the application. It is an open drain output. The RESPWRON signal is generated according to the power good comparator of VRTC, and remains low for t_{nrespwron} seconds after VRTC has risen above 2.52 V (falling threshold is 2.4 V, 5% hysteresis). t_{nrespwron} is set by an external capacitor at the TRESPWRON pin. 1 nF gives typically 100 ms. RESPWRON is also triggered by the HOT RESET input. This input is internally debounced, with a filter time of typically 30 ms.

The PWRFAIL and LOW_BAT signals are generated by two voltage detectors using the PWRFAIL_SNS and LOWBAT SNS input signals. Each input signal is compared to a 1 V threshold (falling edge) with 5% (50 mV) hysteresis.

The DCDC1 converter is reset to its default output voltage defined by the DEFDCDC1 input, when HOT_RESET is asserted. Other I²C registers are not affected. Generally, the DCDC1 converter is set to its default voltage with one of these conditions: HOT_RESET active, VRTC lower than its threshold voltage, undervoltage lockout (UVLO) condition, or RESPWRON active.

DEFLDO1 and DEFLDO2

These two pins are used to set the default output voltage of the two 200 mA LDOs. The digital value applied to the pins is latched during power up and determines the initial output voltage according to Table 3. The voltage of both LDOs can be changed during operation with the I²C interface as described in the interface description.

Table 3.

DEFLDO2	DEFLDO1	VLDO1	VLDO2
0	0 CO	1.3 V	3.3 V
0	W.14 C	2.8 V	3.3 V
1	0	1.3 V	1.8 V
V 1 V	1,001.	1.8 V	3.3 V

Interrupt Management and the INT Pin

The INT pin combines the outputs of the PGOOD comparators from each dc-dc converter and the LDOs. The INT pin is used as a POWER OK pin to indicate when all enabled supplies are in regulation. The INT pin remains active (low state) during power up as long as all enabled power rails are below their regulation limit. Once the last enabled power rail is within regulation, the INT pin transitions to a high state.

During operation, if one of the enabled supplies goes out of regulation, INT transitions to a low state, and the corresponding bit in the PGOODZ register goes high. If the supply goes back to its regulation limits, INT transitions back to a high state.

While INT is in an active low state, reading the PGOODZ register via the I²C bus forces INT into a high-Z state. Since this pin requires an external pull-up resistor, the INT pin transitions to a logic high state even though the supply in question is still out of regulation. The corresponding bit in the PGOODZ register still indicates that the power rail is out of regulation.

Interrupts can be masked using the MASK register; default operation is not to mask any DCDC or LDO interrupts since this provides the POWER_OK function. If none of the DCDC converters or LDos are enabled, /INT defaults to a low state independently of the settings of the MASK register.

Submit Documentation Feedback

100X.COM



TIMING DIAGRAMS




Figure 27. HOT_RESET Timing




Figure 28. Power-Up and Power-Down Timing






Figure 29. DVS Timing

SERIAL INTERFACE

The serial interface is compatible with the standard and fast mode I²C specifications, allowing transfers at up to 400 kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements and charger status to be monitored. Register contents remain intact as long as VCC remains above 2 V. The TPS65023, TPS65023B has a 7-bit address: 1001000, other addresses are available upon contact with the factory. Attempting to read data from the register addresses not listed in this section results in FFh being read out.

Submit Documentation Feedback

Copyright © 2006–2011, Texas Instruments Incorporated



For normal data transfer, DATA is allowed to change only when CLK is low. Changes when CLK is high are reserved for indicating the start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. When addressed, the TPS65023, TPS65023B device generates an acknowledge bit after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. The TPS65023, TPS65023B device must pull down the DATA line during the acknowledge clock pulse so that the DATA line is a stable low during the high period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal the end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave TPS65023, TPS65023B device must leave the data line high to enable the master to generate the stop condition




Figure 30. Bit Transfer on the Serial Interface




Figure 31. START and STOP Conditions




Figure 32. Serial i/f WRITE to TPS65023, TPS65023B Device

Note: SLAVE = TPS65023






Figure 33. Serial i/f READ from TPS65023, TPS65023B: Protocol A




Figure 34. Serial i/f READ from TPS65023, TPS65023B: Protocol B




Figure 35. Serial i/f Timing Diagram

Submit Documentation Feedback



Table 4. I²C Timing

	I2C timing for TPS65023	MIN	MAX	UNIT
f _{MAX}	Clock frequency		400	kHz
t _{wH(HIGH)}	Clock high time	600		ns
t _{wL(LOW)}	Clock low time	1300		ns
t _R	DATA and CLK rise time		300	ns
t _F	DATA and CLK fall time		300	ns
t _{h(STA)}	Hold time (repeated) START condition (after this period the first clock pulse is generated)	600		ns
t _{su(DATA)}	Setup time for repeated START condition	600		ns
t _{h(DATA)}	Data input hold time	300		ns
t _{su(DATA)}	Data input setup time	300		ns
t _{su(STO)}	STOP condition setup time	600		ns
t _(BUF)	Bus free time	1300		ns

1001.	I2C timing for TPS65023B	MIN	MAX	UNIT
	Operating conditions:	IM		
	VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 2.5V to 5.5V,	W		
W.100 x	VBACKUP = 3.0V, T _A = -40 °C to +85 °C	1. T	N	
f _{MAX}	Clock frequency	Mr	400	kHz
t _{wH(HIGH)}	Clock high time	600	- 1	ns
t _{wL(LOW)}	Clock low time	1300	Tim	ns
t _R	DATA and CLK rise time		300	ns
t _F	DATA and CLK fall time	$C_{O_{\bar{D}}}$	300	ns
t _{h(STA)}	Hold time (repeated) START condition (after this period the first clock pulse is generated)	600	M·	ns
t _{su(DATA)}	Setup time for repeated START condition	600	M	ns
t _{h(DATA)}	Data input hold time	100	1	ns
t _{su(DATA)}	Data input setup time	100	Oh	ns
t _{su(STO)}	STOP condition setup time	600	COL	ns
t _(BUF)	Bus free time	1300		ns

VERSION. Register Address: 00h (read only)

VERSION	B7	B6	B5	B4	В3	B2	B1	В0
Bit name and N function	0,00	COOLTY	1	0.100	COMI	0	1W.100	N.COM
Read/Write	R	R	R	R	R	R	R	R

Product Folder Link(s): TPS65023 TPS65023B



PGOODZ. Register Address: 01h (read only)

PGOODZ	B7	B6	B5	B4	100 B3	B2	B1	В0
Bit name and function	PWRFAILZ	LOWBATTZ	PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ VDCDC3	PGOODZ LDO2	PGOODZ LDO1	
Set by signal	PWRFAIL	LOWBATT	PGOODZ VDCDC1	PGOODZ VDCDC2	PGOODZ VDCDC3	PGOODZ LDO2	PGOODZ LDO1	
Default value loaded by:	PWRFAILZ	LOWBATTZ	PGOOD VDCDC1	PGOOD VDCDC2	PGOOD VDCDC3	PGOOD LDO2	PGOOD LDO1	
Read/Write	R	R	R	R	R	C R	N R	R

PWRFAILZ: Bit 7

- 0 = indicates that the PWRFAIL SNS input voltage is above the 1-V threshold.
- 1 = indicates that the PWRFAIL_SNS input voltage is below the 1-V threshold.

Bit 6 LOWBATTZ:

- 0 = indicates that the LOWBATT_SNS input voltage is above the 1-V threshold.
- 1 = indicates that the LOWBATT_SNS input voltage is below the 1-V threshold.

PGOODZ VDCDC1: Bit 5

- 0 = indicates that the VDCDC1 converter output voltage is within its nominal range. This bit is zero if the VDCDC1 converter is disabled.
- indicates that the VDCDC1 converter output voltage is below its target regulation voltage

PGOODZ VDCDC2: Bit 4

- 0 = \(\text{indicates that the VDCDC2 converter output voltage is within its nominal range. This bit is zero if the VDCDC2 converter is disabled.
- indicates that the VDCDC2 converter output voltage is below its target regulation voltage

Bit 3 PGOODZ VDCDC3: .

- 0 = indicates that the VDCDC3 converter output voltage is within its nominal range. This bit is zero if the VDCDC3 converter is disabled and during a DVM controlled output voltage transition
- indicates that the VDCDC3 converter output voltage is below its target regulation voltage

Bit 2 PGOODZ LDO2:

- 0 = indicates that the LDO2 output voltage is within its nominal range. This bit is zero if LDO2 is disabled.
- 1 = indicates that LDO2 output voltage is below its target regulation voltage

Bit 1 PGOODZ LDO1

- 0 = indicates that the LDO1 output voltage is within its nominal range. This bit is zero if LDO1 is WWW.100Y.COM. disabled.
- indicates that the LDO1 output voltage is below its target regulation voltage

Submit Documentation Feedback



MASK. Register Address: 02h (read/write) Default Value: C0h

MASK	В7	В6	B5	B4	В3	B2	B1	В0
Bit name and function	MASK PWRFAILZ	MASK LOWBATTZ	MASK VDCDC1	MASK VDCDC2	MASK VDCDC3	MASK LDO2	MASK LDO1	
Default	1	1001	0	0	0	0	0	0
Default value loaded by:	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The MASK register can be used to mask particular fault conditions from appearing at the INT pin. MASK<n> = 1 masks PGOODZ<n>.

REG_CTRL. Register Address: 03h (read/write) **Default Value: FFh**

The REG CTRL register is used to disable or enable the power supplies via the serial interface. The contents of the register are logically AND'ed with the enable pins to determine the state of the supplies. A UVLO condition resets the REG_CTRL to 0xFF, so the state of the supplies defaults to the state of the enable pin. The REG CTRL bits are automatically reset to default when the corresponding enable pin is low.

REG_CTRL	B7	В6	B5	B4	В3	B2	B1	В0
Bit name and function	MITW	WW	VDCDC1 ENABLE	VDCDC2 ENABLE	VDCDC3 ENABLE	LDO2 ENABLE	LDO1 ENABLE	
Default	100	1 1	1,01	1	1	1,00	1,1	1
Set by signal	OM	-31	DCDC1_ENZ	DCDC2_ENZ	DCDC3_ENZ	LDO_ENZ	LDO_ENZ	N
Default value loaded by:	COMIL		UVLO	UVLO	UVLO	UVLO	UVLO	TW
Read/Write	COM	.≪T	R/W	R/W	R/W	R/W	R/W	W

VDCDC1 ENABLE Bit 5

DCDC1 Enable. This bit is logically AND'ed with the state of the DCDC1 EN pin to turn on the DCDC1 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC1 EN is pulled to GND, allowing DCDC1 to turn on when DCDC1_EN returns high.

Bit 4 **VDCDC2 ENABLE**

DCDC2 Enable. This bit is logically AND'ed with the state of the DCDC2_EN pin to turn on the DCDC2 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC2_EN is pulled to GND, allowing DCDC2 to turn on when DCDC2 EN returns high.

Bit 3 **VDCDC3 ENABLE**

DCDC3 Enable. This bit is logically AND'ed with the state of the DCDC3_EN pin to turn on the DCDC3 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin DCDC3 EN is pulled to GND, allowing DCDC3 to turn on when DCDC3 EN returns high.

Bit 2 LDO2 ENABLE

LDO2 Enable. This bit is logically AND'ed with the state of the LDO2 EN pin to turn on LDO2. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin LDO EN is pulled to GND, allowing LDO2 to turn on when LDO EN returns high.

Bit 1 LDO1 ENABLE

LDO1 Enable. This bit is logically AND'ed with the state of the LDO1 EN pin to turn on LDO1. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 via the serial interface. The bit is reset to 1 when the pin LDO EN is pulled to GND, allowing LDO1 to turn on when LDO EN returns high.

Copyright © 2006-2011, Texas Instruments Incorporated



CON CTRL. Register Address: 04h (read/write) **Default Value: B1h**

В7	B6	B5	B4	10 В3	B2	B1	В0
DCDC2 PHASE1	DCDC2 PHASE0	DCDC3 PHASE1	DCDC3 PHASE0	LOW RIPPLE	FPWM DCDC2	FPWM DCDC1	FPWM DCDC3
11	1000	1	1	0	0	0	0
UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO	UVLO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	DCDC2 PHASE1 1 UVLO	DCDC2 DCDC2 PHASE0 1 0 UVLO UVLO	DCDC2 PHASE1 DCDC2 PHASE0 DCDC3 PHASE1 1 0 1 UVLO UVLO UVLO	DCDC2 PHASE1 DCDC2 PHASE0 DCDC3 PHASE1 DCDC3 PHASE0 1 0 1 1 UVLO UVLO UVLO UVLO	DCDC2 DCDC2 DCDC3 DCDC3 LOW PHASE1 PHASE0 PHASE0 PHASE0 DCDC3 PHASE0 PHASE0 PHASE0 RIPPLE 1 0 1 1 0 UVLO UVLO UVLO UVLO UVLO UVLO	DCDC2 PHASE1 DCDC3 PHASE0 DCDC3 PHASE1 DCDC3 PHASE0 LOW RIPPLE FPWM DCDC2 1 0 1 1 0 0 UVLO UVLO UVLO UVLO UVLO UVLO	DCDC2 PHASE1 DCDC3 PHASE0 DCDC3 PHASE0 DCDC3 PHASE0 LOW RIPPLE FPWM DCDC2 FPWM DCDC1 1 0 1 1 0 0 0 UVLO UVLO UVLO UVLO UVLO UVLO UVLO

The CON_CTRL register is used to force any or all of the converters into forced PWM operation, when low output voltage ripple is vital. It is also used to control the phase shift between the three converters in order to minimize the input rms current, hence reduce the required input blocking capacitance. The DCDC1 converter is taken as the reference and consequently has a fixed zero phase shift.

CON_CTRL<7:6>	DCDC2 CONVERTER DELAYED BY	CON_CTRL<5:4>	DCDC3 CONVERTER DELAYED BY
00	zero	00	zero
01	1/4 cycle	01	1/4 cycle
10	1/2 cycle	10	1/2 cycle
11 CON	3/4 cycle	11	3/4 cycle

Bit 3 LOW RIPPLE:

- PFM mode operation optimized for high efficiency for all converters 0 =
- PFM mode operation optimized for low output voltage ripple for all converters WWW.100Y.COM.T

FPWM DCDC2: Bit 2

- DCDC2 converter operates in PWM / PFM mode
- DCDC2 converter is forced into fixed frequency PWM mode

FPWM DCDC1: Bit 1

- DCDC1 converter operates in PWM / PFM mode 0 =
- DCDC1 converter is forced into fixed frequency PWM mode

FPWM DCDC3: Bit 0

- DCDC3 converter operates in PWM / PFM mode
- DCDC3 converter is forced into fixed frequency PWM mode

Submit Documentation Feedback



CON_CTRL2. Register Address: 05h (read/write) Default Value: 40h

В7	B6	B5	B4	100 B3	B2	B1	В0
GO	Core adj allowed	M.T.W	MM	N.100X.C	DCDC2 discharge	DCDC1 discharge	DCDC3 discharge
0	1001	0	0	10	0	0	0
UVLO + DONE	RESET(1)	OM.TW	MA	W.100X.	UVLO	UVLO	UVLO
R/W	R/W	TIME		100	R/W	R/W	R/W
	GO 0 UVLO + DONE	GO Core adj allowed 0 1 UVLO + RESET(1) DONE	GO Core adj allowed 0 1 0 UVLO + RESET(1) DONE	GO Core adj allowed 0 1 0 0 UVLO + RESET(1) DONE	GO	GO	GO Core adj allowed DCDC2 discharge DCDC1 discharge 0 1 0 0 0 0 0 UVLO + DONE RESET(1) UVLO UVLO UVLO UVLO

The CON_CTRL2 register can be used to take control the inductive converters.

RESET(1): CON_CTRL2[6] is reset to its default value by one of these events:

- undervoltage lockout (UVLO)
- HOT_RESET pulled low
- RESPWRON active
- · VRTC below threshold

Bit 7 GO:

- 0 = no change in the output voltage for the DCDC1 converter
- 1 = the output voltage of the DCDC1 converter is changed to the value defined in DEFCORE with the slew rate defined in DEFSLEW. This bit is automatically cleared when the DVM transition is complete. The transition is considered complete in this case when the desired output voltage code has been reached, not when the VDCDC1 output voltage is actually in regulation at the desired voltage.

Bit 6 CORE ADJ Allowed:

- 0 = the output voltage is set with the I^2C register
- 1 = DEFDCDC1 is either connected to GND or VCC or an external voltage divider. When connected to GND or VCC, VDCDC1 defaults to 1.2 V or 1.6 V respectively at start-up
- Bit 2– 0 0 = the output capacitor of the associated converter is not actively discharged when the converter is disabled
 - 1 = the output capacitor of the associated converter is actively discharged when the converter is disabled. This decreases the fall time of the output voltage at light load



DEFCORE. Register Address: 06h (read/write Default Value: 14h/1Eh

	B7	B6	B5	B4	100 B3	B2	B1	В0
Bit name and function	WW.	100 Y.CO.	T.TW	CORE4	CORE3	CORE2	CORE1	CORE0
Default	0	1000	0	1	DEFDCDC1	DEFDCDC1	DEFDCDC1	DEFDCDC1
Default value loaded by:	WWW	N.100 Y.C.	OM.TW	RESET(1)	RESET(1)	RESET(1)	RESET(1)	RESET(1)
Read/Write	11/11	1007.	TIME	R/W	R/W	R/W	R/W	R/W

W.100Y.COM.TW

RESET(1): DEFCORE is reset to its default value by one of these events: WWW.100Y.COM.TW

- HOT_RESET pulled low WWW.100Y.COM.T undervoltage lockout (UVLO)
- MMM.700 **RESPWRON** active

CORE4	CORE3	CORE2	CORE1	CORE0	VDCDC1	CORE4	CORE3	CORE2	CORE1	CORE0	VD
100	0	0	0	0	0.8 V	1	0	0.00	0	0	1
0	0	0	0	111	0.825 V	1771	0	0 10	0	1	1.2
0	0.0	0	1	0	0.85 V	T1	0	0	1100	0	1.
0.10	0	0	1	1	0.875 V	1	0	0	1 C	0 1	1.2
0	0	1	0	0	0.9 V	M.1	0	1	0	0	1
0	0	1, 1	N 0	1	0.925 V	11/1	0	1	0	1	1.3
0	0	CO1	1	0	0.95 V	CONT TO	0	1	1	0	1.
0	0	1	1	1	0.975 V	OM	0	1	1	$_{\sigma}$ CO $^{N_{1}}$	1.3
0	100	0	0	0	1 V	11.	1	0	0.00	0	1
0	1	0	0	1	1.025 V	1	1	0	0	1	1.4
0	1	0.0	1	0	1.05 V	V.CDA	1	0	1	0	1.
0	11.19	0	1	1	1.075 V	101	1	0	111	1,	1.4
0	1	1	0	0	1.1 V	1007.1	1	1	0	0	1
0	1	1, 0	0	1	1.125 V	10011	1	1	0	101	1.5
0	1	1 1	01	0	1.15 V	1 C	1	1	1	0	C 1.
0	1	11907.	11	1	1.175 V	1001	1	1	1	N-1	7 (1

Submit Documentation Feedback

W.100Y.COM.TW Copyright © 2006-2011, Texas Instruments Incorporated





DEFSLEW. Register Address: 07h (read/write) Default Value: 06h

DEFSLEW	B7	B6	B5	B4	1	100 B3	B2	B1	В0
Bit name and function	MANA	V.100Y.C	OM.TW	W		1.100Y.C	SLEW2	SLEW1	SLEW
Default	11/1/	1100X.	TIMO		N T	N.1007.	1	1	0
Default value loaded by:	MM	W.100Y	COM.T	N	M	W.100Y.	UVLO	UVLO	UVLO
Read/Write	11/1	100	Y.C	III		100 x	R/W	R/W	R/W
Read/Write	W	SLEW2	SLEW1	SLEW0	W.	OCDC1 SLEW	Y.COM.	R/W	
		0	0	0	V.				
		U	CU	0		0.225 mV/µ			
		0	0	11		0.45 mV/µs	S		
		0	47 C	0.41		0.9 m\//us	CO's		

SLEW2	SLEW1	SLEW0	VDCDC1 SLEW RATE
0	0	0	0.225 mV/µs
0	0 0	1	0.45 mV/μs
0	11.C	0	0.9 mV/μs
0	1 1	ON1	1.8 mV/µs
1	0	0	3.6 mV/µs
1	001	1,1	7.2 mV/µs
1	1	COO	14.4 mV/µs
1	1111	$\sim 10^{M_{\odot}}$	Immediate

100Y.COM.TW



LDO_CTRL	В7	B6	B5	B4	В3	B2	B1	В0
Bit name and function	RSVD	LDO2_2	LDO2_1	LDO2_0	RSVD	LDO1_2	LDO1_1	LDO1_0
Default	N. A.	DEFLDOx	DEFLDOx	DEFLDOx	W.1001.	DEFLDOx	DEFLDOx	DEFLDOx
Default value loaded by:	MM	UVLO	UVLO	UVLO	VW.100Y.	UVLO	UVLO	UVLO
Read/Write	4/1/	R/W	R/W	R/W	100	R/W	R/W	R/W

The LDO_CTRL registers are used to set the output voltage of LDO1 and LDO2. LDO_CTRL[7] and LDO_CTRL[3] are reserved and should always be written to **0**.

The default voltage is set with DEFLDO1 and DEFLDO2 pins as described in Table 3.

LDO2_2	LDO2_1	LDO2_0	LDO2 OUTPUT VOLTAGE	W.	LDO1_2	LDO1_1	LDO1_0	LDO1 OUTPUT VOLTAGE
1000	0	0	1.05 V	7.	0	0		1 V
0/.	0	1	1.2 V	TY	0	0 100	1	1.1 V
0 C	1	0	1.3 V		0	1	0	1.3 V
0	ON 1	1	1.8 V	M·	0	1	10 N	1.8 V
1001	0	0	2.5 V	M	1	0	0-01	2.2 V
1,001	0	1	2.8 V		TW 1	0	10071	2.6 V
1111	7.CO1	0	3.0 V	Oh		1	0	2.8 V
11.100	(1)	1	3.3 V	c01	1	1	1 C	3.15 V

DESIGN PROCEDURE

Inductor Selection for the DC-DC Converters

Each of the converters in the TPS65023, TPS65023B typically use a 2.2 µH output inductor. Larger or smaller inductor values are used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency.

For a fast transient response, a 2.2-µH inductor in combination with a 22-µF output capacitor is recommended.

Equation 5 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 5. This is needed because during heavy load transient the inductor current rises above the value calculated under Equation 5.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
(4)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$
 (5)

with:

f = Switching Frequency (2.25 MHz typical)

L = Inductor Value

 ΔI_1 = Peak-to-Peak inductor ripple current

I_{LMAX} = Maximum Inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic, and they can usually handle higher inductor currents versus a comparable shielded inductor.

Submit Documentation Feedback

Copyright © 2006–2011, Texas Instruments Incorporated



A conservative approach is to select the inductor current rating just for the maximum switch current of the TPS65023, TPS65023B (2 A for the VDCDC1 and VDCDC2 converters, and 1.5 A for the VDCDC3 converter). The core material from inductor to inductor differs and has an impact on the efficiency especially at high switching frequencies.

See Table 5 and the typical applications for possible inductors.

INDUCTOR DEVICE TYPE COMPONENT SUPPLIER **VALUE** 2.2 µH LPS4012-222LMB Coilcraft All Converters 2.2 µH VLCF4020T-2R2N1R7 TDK For DCDC2 or 2.2uH LQH32PN2R2NN0 Murata DCDC3 For DCDC1 1.5uH LQH32PN1R5NN0 Murata All converters 2.2uH PST25201B-2R2MS Cyntec

Table 5. Tested Inductors

Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the inductive converters implemented in the TPS65023, TPS65023B allow the use of small ceramic capacitors with a typical value of 10 μ F for each converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. See Table 6 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated as:

$$I_{RMSCout} = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(6)

At nominal load current, the inductive converters operate in PWM mode. The overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{\text{out}} = V_{\text{out}} \times \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \times f} \times \left(\frac{1}{8 \times C_{\text{out}} \times f} + \text{ESR} \right)$$
(7)

Where the highest output voltage ripple occurs at the highest input voltage Vin.

At light load currents, the converters operate in PSM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. Each dc-dc converter requires a 10-µF ceramic input capacitor on its input pin VINDCDCx. The input capacitor is increased without any limit for better input voltage filtering. The VCC pin is separated from the input for the dc-dc converters. A filter resistor of up to 10R and a 1-µF capacitor is used for decoupling the VCC pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow via this resistor into the VCC pin when all converters are running in PWM mode.

Submit Documentation Feedback



Table 6. P	ossible Ca	apacitors
------------	------------	-----------

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
22 µF	1206	TDK C3216X5R0J226M	Ceramic
22 µF	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
22 µF	0805	TDK C2012X5R0J226MT	Ceramic
22µF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μF	0805	TDK C2012X5R0J106M	Ceramic

Output Voltage Selection

The DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins are used to set the output voltage for each step-down converter. See Table 7 for the default voltages if the pins are pulled to GND or to VCC. If a different voltage is needed, an external resistor divider can be added to the DEFDCDCx pin as shown in Figure 36.

The output voltage of VDCDC1 is set with the I2C interface. If the voltage is changed from the default, using the DEFCORE register, the output voltage only depends on the register value. Any resistor divider at DEFDCDC1 does not change the voltage set with the register.

Table 7.

PIN	LEVEL	DEFAULT OUTPUT VOLTAGE
DEEDODO4	VCC	1.6 V
DEFDCDC1	GND	1.2 V
DEEDODOO	VCC	3.3 V
DEFDCDC2	GND	1.8 V
Corporas	VCC	3.3 V
DEFDCDC3	GND	1.8 V

Using an external resistor divider at DEFDCDCx:




Figure 36. External Resistor Divider

When a resistor divider is connected to DEFDCDCx, the output voltage can be set from 0.6 V up to the input voltage V_(hat). The total resistance (R1+R2) of the voltage divider should be kept in the 1-MR range in order to maintain à high efficiency at light load.

 $V_{(DEFDCDCx)} = 0.6 V$

$$V_{OUT} = V_{DEFDCDCx} \times \frac{R1 + R2}{R2}$$
 $R1 = R2 \times \left(\frac{V_{OUT}}{V_{DEFDCDCx}}\right) - R2$ (8)

Submit Documentation Feedback

Copyright © 2006-2011, Texas Instruments Incorporated



VRTC Output

It is required that a 4.7-µF (minimum) capacitor be added to the VRTC pin even if the output is not used.

LDO1 and LDO2

The LDOs in the TPS65023, TPS65023B are general-purpose LDOs which are stable using ceramics capacitors. The minimum output capacitor required is 2.2 μ F. The LDOs output voltage can be changed to different voltages between 1 V and 3.3 V using the I²C interface. Therefore, they can also be used as general-purpose LDOs in applications powering processors different from DaVinci. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to connect the lowest voltage available in the system and provides the highest efficiency.

TRESPWRON

This is the input to a capacitor that defines the reset delay time after the voltage at VRTC rises above 2.52 V. The timing is generated by charging and discharging the capacitor with a current of 2 μ A between a threshold of 0.25 V and 1 V for 128 cycles. A 1-nF capacitor gives a delay time of 100 ms.

While there is no real upper and lower limit for the capacitor connected to TRESPWRON, it is recommended to not leave signal pins open.

$$t_{(reset)} = 2 \times 128 \times \left(\frac{(1 \text{ V} - 0.25 \text{ V}) \times C_{(reset)}}{2 \mu \text{A}} \right)$$
 (9)

Where:

t_(reset) is the reset delay time

C_(reset) is the capacitor connected to the TRESPWRON pin

The minimum and maximum values for the timing parameters called ICONST (2uA), TRESPWRON_UPTH (1V) and TRESPWRON_LOWTH (0.25V) can be found under the electrical characteristics.

V_{CC}-Filter

An RC filter connected at the VCC input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of 1 R and 1 μ F is used to filter the switching spikes, generated by the dc-dc converters. A larger resistor than 10 R should not be used because the current into VCC of up to 3 mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at VCC internally to switch off too early.



APPLICATION INFORMATION

Layout Considerations

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulators may show poor line and/or load regulation, and stability issues as well as EMI problems. It is critical to provide a low impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitors should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

For TPS65023, TPS65023B, connect the PGND pins of the device to the PowerPAD™ land of the PCB and connect the analog ground connections (AGND) to the PGND at the PowerPAD™. It is essential to provide a good thermal and electrical connection of all GND pins using multiple vias to the GND-plane. Keep the common path to the AGND pins, which returns the small signal components, and the high current of the output capacitors as short as possible to avoid ground noise. The VDCDCx line should be connected right to the output capacitor and routed away from noisy components and traces (for example, the L1, L2 and L3 traces).

Input Voltage Connection

The low power section of the control circuit for the step-down converters DCDC1, DCDC2 and DCDC3 is supplied by the Vcc pin while the circuitry with high power such as the power stage is powered from the VINDCDC1, VINDCDC2 and VINDCDC3 pins. For proper operation of the step-down converters, VINDCDC1, VINDCDC2, VNDCDC3 and Vcc need to be tied to the same voltage rail. Step-down converters that are planned to be not used, still need to be powered from their input pin on the same rails than the other step-down converters and Vcc.

LDO1 and LDO2 share a supply voltage pin which can be powered from the Vcc rails or from a voltage lower than Vcc e.g. the output of one of the step-down converters as long as it is operated within the input voltage range of the LDOs. If both LDOs are not used, the VINLDO pin can be tied to GND.

Requirements for Supply Voltages below 3.0V

For a supply voltage on pins Vcc, VINDCDC1, VINDCDC2 and VINDCDC3 below 3.0V, it is recommended to enable the DCDC1, DCDC2 and DCDC3 converters in sequence. If all 3 step-down converters are enabled at the same time while the supply voltage is close to the internal reset detection threshold, a reset may be generated during power-up. Therefore it is recommended to enable the dcdc convertes in sequence. This can be done by driving one or two of the enable pins with a RC delay or by driving the enable pin by the output voltage of one of the other step-down converters. If a voltage above 3.0V is applied on pin VBACKUP while Vcc and VINDCDCx is below 3.0V, there is no restriction in the power-up sequencing as VBACKUP will be used to power the internal circuitry.


Unused Regulators

In case a step-down converter is not used, its input supply voltage pin VINDCDCx still needs to be connected to the Vcc rail along with supply input of the other step-down converters. It is recommended to close the control loop such that an inductor and output capacitor is added in the same way as it would be when operated normally. If one of the LDOs is not used, its output capacitor should be added as well. If both LDOs are not used, the input supply pin as well as the output pins of the LDOs (VINLDO, VLDO1, VLDO2) should be tied to GND.

2 Submit Documentation Feedback



Typical Configuration for the Texas Instruments® TMS320DM644x DaVinci Processors



Reset Condition of DCDC1

If DEFDCDC1 is connected to ground and DCDC1_EN is pulled high after VINDCDC1 is applied, the output voltage of DCDC1 defaults to 1.225V instead of 1.2V (high by 2%). Figure 37 illustrates the problem.




Figure 37. Default DCDC1

Workaround 1: Tie DCDC1_EN to VINDCDC1 (Figure 38)






Figure 38. Workaround 1

Workaround 2: Write the correct voltage to the DEF_CORE register via I²C. This can be done before or after the converter is enabled. If written before the enable, the only bit changed is DEF_CORE[0]. The voltage will be 1.2V, however, when the enable is pulled high (Figure 39).




Figure 39. Workaround 2

Workaround 3: Generate a HOT_RESET after enabling DCDC1 (Figure 40)




Figure 40. Workaround 3

Submit Documentation Feedback





CHANGES OF TPS65023B VERSUS TPS65023

ITEM	DESCRIPTION	Reference	TPS65023	TPS65023B	
V _{IH}	High level input voltage for the SDAT pin	ELECTRICAL	Minimum 1.3V	Minimum 1.69V; Vcc = 2.5V to 5.25V Minimum 1.55V; Vcc = 2.5V to 4.5V	
V _{IH}	High level input voltage for the SCLK pin	CHARACTERISTICS	Minimum 1.3V	Minimum 1.4V; Vcc = 2.5V to 5.25V	
V _{IL}	Low level input voltage for SCLK and SDAT pin	IN MM	Maximum 0.4V	Maximum 0.35V	
t _{h(DATA)}	Data input hold time	Table 4	Minimum 300ns	Minimum 100ns	
	Data input setup time	Table 4	Minimum 300ns	Minimum 100ns	

Copyright © 2006–2011, Texas Instruments Incorporated

Product Folder Link(s): TPS65023 TPS65023B

100Y.COM.TW



REVISION HISTORY

Changed VDCDC1 STEP-DOWN CONVERTER Electrical Characteristics	
Changed VDCDC3 STEP-DOWN CONVERTER Electrical Characteristics	
Changed CON_CTRL Register Address - Column B0 default value changed from 1 to 0	
Changed VDCDC# to VDCDC1	
COMP THE THINK TO THE THINK TO THE THE	
Changes from Revision A (June 2006) to Revision B	Page
Changed from: 1.5A and 97% Efficient Step-Down to: 1.7A and 90% Efficient Step-Down	
Changed from: 6 mm × 6 mm QFN Package to: 5 mm × 5 mm QFN Package	
Changed from: RHA package to: RSB package	
Changed from: _{O(DCDC2)} to: I _{O(DCDC1)}	
Changed Forward current limit - removed TBD and added values	
Changed Fixed output voltage - removed TBD and added values	
Changed Fixed output voltage - removed TBD and added values	8
Added VINDCDC3 = 3.6 V to Maximum output current	9
Changed Fixed output voltage - removed TBD and added values	9
Changed Figure 7 (Graph - DCDC2: OUTPUT VOLTAGE)	16
Added Figure 8 (Graph - DCDC3: OUTPUT VOLTAGE)	16
Changed Figure 16 (Graph - VDCDC2 OUTPUT VOLTAGE RIPPLE)	18
Changed Figure 29 (DVS Timing)	28
 Changed from: TPS65023 typically use a 3.3 μH output inductor to: TPS65023 typically use a 2.2 μH output inductor 	
Changed from: VDCDC3 to: VDCDC1	40
Changed from: VDEFDCDC3 to: DEFDCDC1	40
Changed from: 2.5 V to 3.3 V (Table 7)	40
Changed Typical Configuration for Ti DaVinci Processors	43
Added Reset Condition of DCDC1 Information	43
MAN, 100, COM. TA MAN, 100X COM. TAN MAN	TOON COM
Changes from Revision B (June 2006) to Revision C	Page
Changed from: AD Coupled to: AD Coupled - Figure 12	
Changed from: AD Coupled to: AD Coupled - Figure 13	17
Observed from Production (COME) (September 1998) (Septemb	WW.1007.C
Changes from Revision C (October 2006) to Revision D	Page
Changed Typical Configuration for Ti DaVinci Processors	43
	Page
Changes from Revision D (December 2006) to Revision E	
Changes from Revision D (December 2006) to Revision E Changed LDO1 output voltage range from: 3.3 to: 3.3	10

Submit Documentation Feedback

Copyright © 2006–2011, Texas Instruments Incorporated

.100Y.COM.TW



Changes from Revision E (January 2007) to Revision F	Page
 Changed text string from: "If it is tied to VCC, the default is 2.5 V" To: "If 	it is tied to VCC, the default is 3.3 V"
Changes from Revision F (July 2007) to Revision G	00X.CONS
ONE TO THE TOTAL OF THE TOTAL O	Page
Changed the Interrupt Management and the INT Pin section	
Changes from Revision G (October 2008) to Revision H	Page
Changed I _{O(DCDC1)} MAX from: 1500 mA to: 1700 mA	
Added High level input voltage for the SDAT pin	4
 Changed I_O from:1500 mA MIN to 1700 mA 	7
 Changed I_O maximum from: 1.5 A to: 1.7 A for VDCDC1 fixed and adjusta 	able output voltage test condition specs 7
Changed I _O maximum from: 1500 mA to: 1700 mA for VDCDC1 Load Re	gulation test condition 7
 Changed VDCDC1 "Soft start ramp time" spec to: "t_{Start} and t_{Ramp}" specific 	cations with MIN TYP MAX values
 Changed VDCDC2 "Soft start ramp time" spec To: "t_{Start} and t_{Ramp}" specif 	ications with MIN TYP MAX values 8
Changed VDCDC3 "Soft start ramp time" spec To: "t _{Start} and t _{Ramp} " specif	ications with MIN TYP MAX values
Changed FBD graphic to show 1700 mA for DCDC1 Buck Converter	13
Changed text string from: "1.2 V or 1.8 V" to: "1.2 V to 1.6 V" in the STEF description.	
Changed t _{h(DATA)} MIN spec from 0 ns to 300 ns	31
Changed t _{su(DATA)} MIN spec from 100 ns to 300 ns	
Changed graphic entity to the one used in the Application Note SLVA273	43
WW. T100X-CONTAN WALTON CONTAN	M. 1001. COM: I.
Changes from Revision H (December 2009) to Revision I	Page
Added I ² C Compatible Serial Interface to Features list	III 11002 III 1
Added TPS65023B device specs	
Added ordering info for TPS65023B device	
Added specs for TPS65023B device	Mar CON CONTRACTOR
Changed "VBACKUP threshold" test condition typographical error from "V	/BACKUP falling" to "VBACKUP rising"6
Added specs for TPS65023B device	31
Added Differences table for TPS65023 and TPS65023B devices	45
MANN TO STORY TO THE WAY TO STORY	CO. TW WWW. 100X.CO.
Changes from Revision I (July 2010) to Revision J	Page
Added Thermal Information Table and deleted Dissipation Ratings Table	A COMPANY AND
W. M. CONC. IV. T. A. S. M. TIN	CONTRACTOR STAND

100Y.COM.TW





ww.ti.com 19-Sep-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ MSL Peak Temp ⁽³⁾ Ball Finish	Samples (Requires Login)
TPS65023BRSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	
TPS65023BRSBT	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	
TPS65023RSBR	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	
TPS65023RSBRG4	ACTIVE	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	
TPS65023RSBT	ACTIVE	WQFN	RSB 🕥	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	
TPS65023RSBTG4	ACTIVE	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

W.100Y.COM.TW

WWW.100X.

19-Sep-2012

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. WWW.100Y.COM WWW.100Y.COM.

WWW.100Y.COM.TW

OTHER QUALIFIED VERSIONS OF TPS65023:

Automotive: TPS65023-Q1

www.ti.com

NOTE: Qualified Version Definitions:

 Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects WWW.100Y.COM. WWW.100Y.COM.

WWW.100Y.COM.TW

WWW.1007.C

HOOY.COM.TW

WWW.100Y.COM.TW


L100Y.COM.TW

WWW.100Y.C PACKAGE MATERIALS INFORMATION


NW.100Y.COM.TW 14-Jul-2012 www ti com

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
.1	1 COM

100Y.COM.TW


TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PS65023BRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
PS65023BRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS65023RSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS65023RSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

WWW.100Y.C

COM.TW 14-Jul-2012 www ti com




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PS65023BRSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
PS65023BRSBT	WQFN	RSB	40	250	210.0	185.0	35.0
TPS65023RSBR	WQFN	RSB	40	3000	367.0	367.0	35.0
TPS65023RSBT	WQFN	RSB	40	250	210.0	185.0	35.0

WWW.100Y.C

100Y.COM.TW



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207183-2/P 06/12

NOTE: All linear dimensions are in millimeters



RSB (S-PWQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products	Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** Computers and Peripherals dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy www.ti.com/industrial Clocks and Timers www.ti.com/clocks Industrial Medical www.ti.com/medical Interface interface.ti.com Logic logic.ti.com Security www.ti.com/security power.ti.com Space, Avionics and Defense

www.ti.com/space-avionics-defense Power Mgmt

Microcontrollers microcontroller.ti.com www.ti.com/video Video and Imaging

www.ti-rfid.com **OMAP Applications Processors** TI E2E Community www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity e2e.ti.com