勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

www.ti.com

SBVS125B - AUGUST 2010 - REVISED DECEMBER 2013

## -36V, -200mA, Ultralow-Noise, Negative Linear Regulator

#### **FEATURES**

- Input Voltage Range: –3V to –36V
- Noise:
  - $-14\mu V_{RMS}$  (20Hz to 20kHz)
  - 15.1µV<sub>RMS</sub> (10Hz to 100kHz)
- Power-Supply Ripple Rejection:
  - 72dB (120Hz)
  - ≥ 55dB (10Hz to 700kHz)
- Adjustable Output: -1.18V to -33V
- Maximum Output Current: 200mA
- Dropout Voltage: 216mV at 100mA
- Stable with Ceramic Capacitors ≥ 2.2µF
- CMOS Logic-Level-Compatible Enable Pin
- Built-In, Fixed, Current-Limit and Thermal Shutdown Protection
- Available in High Thermal Performance MSOP-8 PowerPAD™ Package
- Operating Temperature Range: -40°C to +125°C

#### **APPLICATIONS**

- Supply Rails for Op Amps, DACs, ADCs, and Other High-Precision Analog Circuitry
- Audio
- Post DC/DC Converter Regulation and Ripple Filtering
- Test and Measurement
- RX, TX, and PA Circuitry
- Industrial Instrumention
- Base Stations and Telecom Infrastrucure
- –12V and –24V Industrial Buses



#### DESCRIPTION

The TPS7A30xx series of devices are negative, high-voltage (–36V), ultralow-noise (15.1 $\mu$ V<sub>RMS</sub>, 72dB PSRR) linear regulators capable of sourcing a maximum load of 200mA.


These linear regulators include a CMOS logic-levelcompatible enable pin and capacitor-programmable soft-start function that allows for customized powermanagement schemes. Other features available include built-in current limit and thermal shutdown protection to safeguard the device and system during fault conditions.

The TPS7A30xx family is designed using bipolar technology, and is ideal for high-accuracy, high-precision instrumentation applications where clean voltage rails are critical to maximize system performance. This design makes it an excellent choice to power operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry.

In addition, the TPS7A30xx family of linear regulators is suitable for post dc/dc converter regulation. By filtering out the output voltage ripple inherent to dc/dc switching conversion, maximum system performance is provided in sensitive instrumentation, test and measurement, audio, and RF applications.

For applications where positive and negative highperformance rails are required, consider TI's TPS7A49xx family of positive high-voltage, ultralownoise linear regulators.

Figure 1. Typical Application



Post DC/DC Converter Regulation for High-Performance Analog Circuitry

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub>	
TPS7A30xx <i>yyy</i> z	XX is nominal output voltage (01 = Adjustable). (2) YYY is package designator. Z is package quantity.	

- For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) For fixed -1.2V operation, tie FB to OUT.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

N. TO COMP.	MMM., WY.COM, TAIL MMM.	VALUE	
		MIN MAX	UNIT
1007. M.T.	IN pin to GND pin	-36 +0.3	V
	OUT pin to GND pin	-33 +0.3	V
	OUT pin to IN pin	-0.3 +36	V
	FB pin to GND pin	-2 +0.3	V
Voltage	FB pin to IN pin	-0.3 +36	V
	EN pin to IN pin	-0.3 +36	V
	EN pin to GND pin	-36 +36	V
	NR/SS pin to IN pin	-0.3 +36	V
	NR/SS pin to GND pin	-2 +0.3	V
Current	Peak output	Internally limite	d
- W 100 2	Operating virtual junction, T <sub>J</sub>	-40 +125	°C
Temperature	Storage, T <sub>stg</sub>	-65 +150	°C
EL LEVEN BOY C	Human body model (HBM)	1500	V
Electrostatic discharge rating	Charged device model (CDM)	500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

		WT	TPS7A30xx		
	THERMAL METRIC <sup>(1)</sup>	COM	DGN	UNITS	
		COMITY	8 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	I.V. OM.TW	55.09	100 Y.	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance	Y.Co. TV	8.47		
9 <sub>JB</sub>	Junction-to-board thermal resistance	COM	-wW	°C/W	
Ψлт	Junction-to-top characterization parameter	on - COMP.	0.36	C/VV	
ΨЈВ	Junction-to-board characterization parameter	100 r. COM.	14.6		
9 <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	1007.00	$L_M = M$		
				34 A4.	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$	DERATING FACTOR $T_A \le +25^{\circ}\text{C}$ POWER ABOVE $T_A = +25^{\circ}\text{C}$ RATING		T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
High-K <sup>(1)</sup>	DGN	55.09°C/W	8.47°C/W	16.6mW/°C	1.83W	1.08W	0.833W

<sup>(1)</sup> The JEDEC High-K (2s2p) board design used to derive this data was a 3-inch x 3-inch multilayer board with 2-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

www.ti.com

## **ELECTRICAL CHARACTERISTICS**(1)

At  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

		W.J.A. M. 221.700 J.	T.		Ī	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range	ANN WALL	-35.0		-3.0	V
V <sub>REF</sub>	Internal reference	$T_J = +25$ °C, $V_{NR/SS} = V_{REF}$	-1.202	-1.179	-1.166	V
Mo	Output voltage range <sup>(2)</sup>	$ V_{IN}  \ge  V_{OUT(NOM)}  + 1.0V$	-33.0	(T	$V_{REF}$	V
V <sub>OUT</sub>	Nominal accuracy	$T_J = +25^{\circ}C,  V_{IN}  =  V_{OUT(NOM)}  + 0.5V$	-1.5		+1.5	%V <sub>OUT</sub>
VO01	Overall accuracy	$ V_{OUT(NOM)}  + 1.0V \le  V_{IN}  \le 35V$ $1mA \le I_{OUT} \le 200mA$	-2.5	N ~51	+2.5	%V <sub>OUT</sub>
$\left  \frac{\Delta V_{OUT}(\Delta V_{IN})}{V_{OUT(NOM)}} \right $	Line regulation	$T_J = +25^{\circ}C,  V_{OUT(NOM)}  + 1.0V \le  V_{IN}  \le 35V$ 0.14				%V <sub>OUT</sub>
$\left \frac{\Delta V_{OUT}(\Delta I_{OUT})}{V_{OUT(NOM)}}\right $	Load regulation	$T_{J} = +25^{\circ}C$ , 1mA $\leq I_{OUT} \leq 200$ mA	0.04			%V <sub>OUT</sub>
N/ DOY	Dropout voltage	$V_{IN} = 95\% V_{OUT(NOM)}, I_{OUT} = 100mA$	100 X.C.	216		mV
V <sub>DO</sub>	Dropout voltage	V <sub>IN</sub> = 95% V <sub>OUT(NOM)</sub> , I <sub>OUT</sub> = 200mA	LOOV.CO	325	600	mV
I <sub>LIM</sub>	Current limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	220	330	500	mA
100	Constant	I <sub>OUT</sub> = 0mA	N.100 .	55	100	μΑ
I <sub>GND</sub>	Ground current	I <sub>OUT</sub> = 100mA	-41 100 X	950	INA	μA
M. A.	Chatdana	V <sub>EN</sub> = +0.4V	1001	1.0	3.0	μΑ
I <sub>SHDN</sub>	Shutdown supply current	$V_{EN} = -0.4V$	MMI	1.0	3.0	μΑ
I <sub>FB</sub>	Feedback current (3)	VW.100 COM.1	WW.In.	14	100	nA
MM	100X.CO.	$V_{EN} =  V_{IN}  =  V_{OUT(NOM)}  + 1.0V$	1. 1.	0.48	1.0	μΑ
I <sub>EN</sub>	Enable current	$V_{IN} = V_{EN} = -35V$	MAN	0.51	1.0	μΑ
	M.Io. COM.	$V_{IN} = -35V, V_{EN} = +15V$	MMM.	0.50	1.0	NμA
V	Desitive enable high level voltage	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	+2.0	Jos (	+15	V
V <sub>+EN_HI</sub>	Positive enable high-level voltage	$T_J = -40$ °C to +85°C	+1.8	N.100 F	+15	-31
V <sub>+EN_LO</sub>	Positive enable low- level voltage	WW. 100X.COM.TW	0	1007	+0.4	V
V <sub>-EN_HI</sub>	Negative enable high-level voltage	WWW. OOX.CO. TW	V <sub>IN</sub>	100	-2.0	V
V <sub>-EN_LO</sub>	Negative enable low- level voltage	MM.IO. COM.	-0.4	NW.	0	V
	MMM:1003.COM:11	$\begin{split} V_{IN} &= -3V, \ V_{OUT(NOM)} = V_{REF}, \ C_{OUT} = 10 \mu F, \\ C_{NR/SS} &= 10 n F, \ BW = 10 Hz \ to \ 100 k Hz \end{split}$		15.1	OOX.CC	$\mu V_{RMS}$
V <sub>NOISE</sub> Output noise voltage	Output noise voltage	$V_{IN} = -6.2V$ , $V_{OUT(NOM)} = -5V$ , $C_{OUT} = 10 \mu F$ , $C_{NR/SS} = C_{BYP}^{~(4)} = 10 n F$ , $BW = 10 Hz$ to $100 k Hz$	N	17.5	100X.C	$\mu V_{RMS}$
PSRR	Power-supply rejection ratio	$V_{IN} = -6.2V$ , $V_{OUT(NOM)} = -5V$ , $C_{OUT} = 10\mu F$ , $C_{NR/SS} = C_{BYP}^{(4)} = 10nF$ , $f = 120Hz$	M	72	V.100Y	dB
т	Thormal abutdown tomporatives	Shutdown, temperature increasing	TI	+170	100	°C
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperature decreasing	- WY	+150	111.	°C
T <sub>J</sub>	Operating junction temperature range	M.T. W.M. M. M. Ton CO.	-40		+125	°C

- At operating conditions,  $V_{IN} \le 0V$ ,  $V_{OUT(NOM)} \le V_{REF} \le 0V$ . At regulation,  $V_{IN} \le V_{OUT(NOM)} |V_{DO}|$ .  $I_{OUT} > 0$  flows from OUT to IN. To ensure stability at no load conditions, a current from the feedback resistive network equal to or greater than 5µA is required.  $I_{FB} > 0$  flows into the device.
- (2)


(3)

 $C_{\mbox{\footnotesize{BYP}}}$  refers to a bypass capacitor connected to the FB and OUT pins.




#### **DEVICE INFORMATION**

#### **FUNCTIONAL BLOCK DIAGRAM**



## **TYPICAL APPLICATION CIRCUIT**




Maximize PSRR Performance and Minimize RMS Noise



#### PIN CONFIGURATION






#### PIN DESCRIPTIONS


TPS7A	30xx	I WWW. COM TW WWW. ON. CO. TW
NAME	NO.	DESCRIPTION
OUT	1.1	Regulator output. A capacitor ≥ 2.2µF must be tied from this pin to ground to assure stability.
FB	2	This pin is the input to the control-loop error amplifier. It is used to set the output voltage of the device.
NC	3	Not internally connected. This pin must either be left open or tied to GND.
GND	4	Ground
EN	5	This pin turns the regulator on or off. If $V_{EN} \ge V_{+EN\_HI}$ or $V_{EN} \le V_{-EN\_HI}$ , the regulator is enabled. If $V_{+EN\_LO} \ge V_{EN} \ge V_{-EN\_LO}$ , the regulator is disabled. The EN pin can be connected to IN, if not used. $ V_{EN}  \le  V_{IN} $ .
NR/SS	6	Noise reduction pin. Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap This capacitor allows RMS noise to be reduced to very low levels and also controls the soft-start function.
DNC	7	DO NOT CONNECT. Do not route this pin to any electrical net, not even GND or IN.
IN	8	Input supply
Power	PAD	Must either be left open or tied to GND. Solder to printed circuit board (PCB) plane to enhance thermal performance




#### TYPICAL CHARACTERISTICS

At  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0 \text{V}$  or  $|V_{IN}| = 3.0 \text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1 \text{mA}$ ,  $C_{IN} = 2.2 \mu \text{F}$ ,  $C_{OUT} = 2.2 \mu \text{F}$ ,  $C_{NR/SS} = 0 \text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.













Figure 5.











At  $T_J = -40^{\circ}\text{C}$  to +125°C,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.





















At  $T_J = -40^{\circ}\text{C}$  to +125°C,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

















At  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.


#### **OUTPUT SPECTRAL NOISE DENSITY vs OUTPUT CURRENT**



1001. OM	RMS NOISE						
I <sub>OUT</sub>	10Hz to 100kHz	100Hz to 100kHz					
1mA	15.13	14.73					
200mA	17.13	16.71					

Figure 20.


#### **OUTPUT SPECTRAL NOISE DENSITY vs CNR/SS**



M.A.	RMS NOISE						
C <sub>NR/SS</sub>	10Hz to 100kHz	100Hz to 100kHz					
0nF	80.00	79.83					
10nF	17.29	16.81					

Figure 21.

#### OUTPUT SPECTRAL NOISE DENSITY vs V<sub>OUT(NOM)</sub>




WIT	RMS NOISE					
V <sub>OUT(NOM)</sub>	10Hz to 100kHz	100Hz to 100kHz				
-5V	17.50	15.04				
-1.2V	15.13	14.73				

Figure 22.



At  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.







Figure 24.








Figure 26.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



At  $T_J = -40^{\circ}\text{C}$  to +125°C,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0V$  or  $|V_{IN}| = 3.0V$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.




Figure 29.



#### THEORY OF OPERATION

#### **GENERAL DESCRIPTION**

The TPS7A30xx belongs to a family of new generation linear regulators that use an innovative bipolar process to achieve ultralow-noise and very high PSRR levels at a wide input voltage range. These features, combined with a high thermal performance MSOP-8 with PowerPAD package make this device ideal for high-performance analog applications.

#### ADJUSTABLE OPERATION

The TPS7A3001 has an output voltage range of -1.174 to -33V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 30.




Figure 30. Adjustable Operation for Maximum AC Performance

 $R_1$  and  $R_2$  can be calculated for any output voltage range using the formula shown in Equation 1. To ensure stability under no load conditions, this resistive network must provide a current equal to or greater than  $5\mu$ A.

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{V_{OUT}}{R_1 + R_2} \ge 5\mu A$$
 (1)

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

#### **ENABLE PIN OPERATION**

The TPS7A30xx provides a dual polarity enable pin (EN) that turns on the regulator when  $|V_{EN}| > 2.0V$ , whether the voltage is positive or negative, as shown in Figure 31.

This functionality allows for different system power management topologies:

- Connecting the EN pin directly to a negative voltage, such as V<sub>IN</sub>, or
- Connecting the EN pin directly to a positive voltage, such as the output of digital logic circuitry.




Figure 31. Enable Pin Positive/Negative
Threshold

#### CAPACITOR RECOMMENDATIONS

Low ESR capacitors should be used for the input, output, noise reduction, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TPS7A30xx family of negative, high-voltage linear regulators achieve stability with a minimum input and output capacitance of  $2.2\mu F$ ; however, it is highly recommended to use a  $10\mu F$  capacitor to maximize ac performance.

# NOISE REDUCTION AND BYPASS CAPACITOR REQUIREMENTS

Although noise reduction and bypass capacitors ( $C_{NR/SS}$  and  $C_{BYP}$ , respectively) are not needed to achieve stability, it is highly recommended to use 0.01 $\mu$ F capacitors to minimize noise and maximize ac performance.

#### **MAXIMUM AC PERFORMANCE**

In order to maximize noise and PSRR performance, it is recommended to include  $10\mu F$  or higher input and output capacitors, and  $0.01\mu F$  noise reduction and bypass capacitors, as shown in Figure 30. The solution shown delivers minimum noise levels of  $15.1\mu V_{RMS}$  and power-supply rejection levels above 55dB from 10Hz to 700kHz; see Figure 19 and Figure 20.

www.ti.com

#### **OUTPUT NOISE**

The TPS7A30xx provides low output noise when a noise reduction capacitor ( $C_{NR/SS}$ ) is used.

The noise reduction capacitor serves as a filter for the internal reference. By using a  $0.01\mu F$  noise reduction capacitor, the output noise is reduced by almost 80% (from  $80\mu V_{RMS}$  to  $17\mu V_{RMS}$ ); see Figure 21.

TPS7A30xx low output voltage noise makes it an ideal solution for powering noise-sensitive circuitry.

#### **POWER-SUPPLY REJECTION**

The  $0.01\mu F$  noise reduction capacitor greatly improves TPS7A30xx power-supply rejection, achieving up to 20dB of additional power-supply rejection for frequencies between 110Hz and 400KHz.

Additionally, ac performance can be maximized by adding a  $0.01\mu\text{F}$  bypass capacitor ( $C_{BYP}$ ) from the FB pin to the OUT pin. This capacitor greatly improves power-supply rejection at lower frequencies, for the band from 10Hz to 200kHz; see Figure 19.

The very high power-supply rejection of the TPS7A30xx makes it a good choice for powering high-performance analog circuitry, such as operational amplifiers, ADCs, DACS, and audio amplifiers.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.



#### APPLICATION INFORMATION

#### **POWER FOR PRECISION ANALOG**

One of the primary TPS7A30xx applications is to provide ultralow noise voltage rails to high-performance analog circuitry in order to maximize system accuracy and precision.

In conjunction with its positive counterpart, the TPS7A49xx family of positive high-voltage linear regulators, the TPS7A30xx family of negative high voltage linear regulators provides ultralow noise positive and negative voltage rails to high-performance analog circuitry, such as operational amplifiers, ADCs, DACs, and audio amplifiers.

Because of the ultralow noise levels at high voltages, analog circuitry with high-voltage input supplies can be used. This characteristic allows for high-performance analog solutions to optimize the voltage range, maximizing system accuracy.

#### POST DC/DC CONVERTER FILTERING

Most of the time, the voltage rails available in a system do not match the voltage specifications demanded by one or more of its circuits; these rails must be stepped up or down, depending on specific voltage requirements.

DC/DC converters are the preferred solution to step up or down a voltage rail when current consumption is not negligible. They offer high efficiency with minimum heat generation, but they have one primary disadvantage: they introduce a high-frequency component, and the associated harmonics, on top of the dc output signal.

This high-frequency component, if not filtered properly, degrades analog circuitry performance, reducing overall system accuracy and precision.

The TPS7A30xx offers a wide-bandwidth, very-high power-supply rejection ratio. This specification makes it ideal for post dc/dc converter filtering, as shown in Figure 32. It is highly recommended to use the maximum performance schematic shown in Figure 30. Also, verify that the fundamental frequency (and its first harmonic, if possible) is within the bandwidth of the regulator PSRR, shown in Figure 19.




Figure 32. Post DC/DC Converter Regulation to High-Performance Analog Circuitry

#### **AUDIO APPLICATIONS**

Audio applications are extremely sensitive to any distortion and noise in the audio band from 20Hz to 20kHz. This stringent requirement demands clean voltage rails to power critical high-performance audio systems.

The very-high power-supply rejection ratio (> 55dB) and low noise at the audio band of the TPS7A30xx maximize performance for audio applications; see Figure 19.



#### LAYOUT

#### **PACKAGE MOUNTING**

Solder pad footprint recommendations for the TPS7A30xx are available at the end of this product datasheet and at www.ti.com.

# BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized in order to maximize performance and ensure stability. Every capacitor ( $C_{\text{IN}}$ ,  $C_{\text{OUT}}$ ,  $C_{\text{NR/SS}}$ ,  $C_{\text{BYP}}$ ) must be placed as close as possible to the device and on the same side of the printed circuit board (PCB) as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product datasheet, use the same layout pattern used for TPS7A30 evaluation board, available at www.ti.com.

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of +125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger

at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A30xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A30xx into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data or JEDEC low- and high-K boards are given in the *Dissipation Ratings Table*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation  $(P_D)$  is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
 (2)

#### SUGGESTED LAYOUT AND SCHEMATIC

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.

The GND pin should be tied directly to the PowerPAD under the IC. The PowerPAD should be connected to any internal PCB ground planes using multiple vias directly under the IC.

It may be possible to obtain acceptable performance with alternate PCB layouts; however, the layout shown in Figure 33 and the schematic shown in Figure 34 have been shown to produce good results and are meant as a guideline.






Figure 33. PCB Layout Example




Figure 34. Schematic for PCB Layout Example

#### www.ti.com

#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from the page numbers in the current version.

Changes from Revision A (March 2011) to Revision B	Page
Changed V <sub>REF</sub> parameter typical specification in Electrical Characteristics table	3
Changes from Original (August 2010) to Revision A	Page
Switched colors for 10mA and 200mA curves in Figure 11	7



## **PACKAGE OPTION ADDENDUM**

22-Oct-2014

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A3001DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PSZQ	Samples
TPS7A3001DGNT	ACTIVE	MSOP- PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PSZQ	Samples
TPS7A3001DRBR	PREVIEW	SON	DRB	8	2500	TBD	Call TI	Call TI	TW		
TPS7A3001DRBT	PREVIEW	SON	DRB	8	250	TBD	Call TI	Call TI	WW		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

22-Oct-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS7A3001:

■ Enhanced Product: TPS7A3001-EP


NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


### PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2013

#### TAPE AND REEL INFORMATION




#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A3001DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A3001DGNT	MSOP- Power PAD	DGN	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

6-Nov-2013 www ti com



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PS7A3001DGNR	MSOP-PowerPAD	DGN	8	2500	367.0	367.0	35.0
PS7A3001DGNT	MSOP-PowerPAD	DGN	8	250	210.0	185.0	35.0

WWW.100Y.COM.TW WWW.100Y.COM.TW 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787


Http://www.100y.com.tw

WWW.100Y.COM.TW

WWW.100Y.COM.TW

DGN (S-PDSO-G8)

## PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Falls within JEDEC MO—187 variation AA—T

#### PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



# DGN (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

