OKI Semiconductor

MSM6927/6947

1200 bps Single Chip FSK MODEM

This version: Jan. 1998 Previous version: Nov. 1996

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

GENERAL DESCRIPTION

The MSM6927 and the MSM6947 are OKI's 1200 bps single chip modem series which transmit and receive serial, binary data over a switched telephone network using frequency shift keying(FSK).

The MSM6927 is compatible with ITU-T V.23 series data sets, while the MSM6947 is compatible with Bell 202 series data sets.

These devices provide all the necessary modulation, demodulation, and filtering required to implement a serial, asynchronous communication link.

OKI's single chip modem series is designed for users who are not telecommunication experts and are easy to use cost effective alternative to standard discrete modem design.

CMOS LSI technology provides the advantages of small size, low power, and increased reliability.


The design of the integrated circuit assures compatibility with a broad base of installed low speed modems and acoustic couplers. Applications include interactive terminals, desk top computers, point of sale equipment, and credit verification systems.

FEATURES

- Compatible with ITU-T V.23 (MSM6927)
- Compatible with BELL 202 (MSM6947)
- CMOS silicon gate process
- Switched capacitor and advanced CMOS analog technology
- Data rate from 0 to 1200 bps
- Half duplex (2-Wire)
- Receive squelch delay
- Selectable built-in timers and external delay timers possible
- All filtering, modulation, demodulation, and DTE interface on chip
- Crystal controlled oscillator on chip
- TTL compatible digital interface
- Low power dissipation: 90 mW Typ.
- Package options:

28-pin plastic DIP	(DIP28-P-600-2.54)	(Product name: MSM6927RS)
1 100		(Product name: MSM6947RS)
44-pin plastic QFP	(QFP44-P-910-0.80-K)	(Product name: MSM6927GS-K)
11.WW.11		(Product name: MSM6947GS-K)
	(OFP44-P-910-0.80-2K)	(Product name: MSM6927GS-2K)

BLOCK DIAGRAM




WWW.100Y.COM.TW

WWW.1007.C


100Y.COM.TW

WWW.100Y.COM.TW 100 Y.COM.TW **OKI** Semiconductor MSM6927/6947 WWW.100X.C WWW.100Y.COM.TW

PIN CONFIGURATION (TOP VIEW)



WW.100Y.COM.TW NW.100Y.COM.TW All pin descriptions except No. 27 pin and No. 28 pin are same for both MSM6927RS and MSM6947RS. WWW.100Y.COM.TW Note: WWW.100 WWW.100Y.COM MSM6947RS. WWW WWW.100Y.CC



Notes: All pin description except No. 36 pin and No. 28 pin are same for both MSM6927GS-K and MSM6947GS-K.

*: Both No. 17 pin and No. 39 pin are set to be at V_A level by setting No. 33 pin at V_A level

NC: No connect pin

PIN DESCRIPTIONS WWW.100Y.COM.TW

.COM.TW **Power**

	Pin	No.	00,	COM: LAN MARKATON COM: A
Name	RS	GS-K	I/O	Description
DG	15	19	-10	Ground reference of V _D (digital ground)
AG	19	23	N	Ground reference of V _A (digital ground)
V _A	24	33	M.	Supply voltage (+12 V nominal)
V_{D}	26	35	ATAN	Supply voltage (+5 V nominal)

WWW.100Y.COM:TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WW.100Y.COM.TW

Na	ZQIV	Pin	No.	I/O	Description COMPANY CO
00 INA	HIE	RS	GS-K	10	Description
100 X	i	1.1	41	-	Master clock timing is provided by either a series resonant crystal (3.579545 MI ±0.01%) connected across X1 and X2, or by an external TTL/CMOS clock driving
X	2	2	42	_	X2 with AC coupling. In this latter case, X1 is left unconnected. See Fig. 10.
CI	K	3	43	0	873.9 Hz clock output. This clock is used to implement external delay circuits et

√ Name		No.	I/O	Description
Name	RS	GS-K	1,0	COMP.
TWLT	4	Digital loop back test. During digital "High", any data sent on the X _D pin will ap on the RD pin, and any data sent on the RS1 pin will immediately appear on the CS pin. Any data demodulated from the received carrier on the A _{IN} pin will be modulated data to implement the transmitted carrier. In this case, sending the transmitted carrier to the phone line depends on the CC, but never on RS1.		
CC	During digital loop back test, the data on this pin becomes a control s the transmitted carrier to the phone line in place of RS1.		During digital loop back test, the data on this pin becomes a control signal for sending the transmitted carrier to the phone line in place of $\overline{\text{RS1}}$.	
RS2	8	8	M	When an external circuit gives the RS/CS delay time which is not within the device as required, this pin should be connected to the external circuit output. See Fig. 11-1 or Fig. 11-2 for MSM6927, MSM6947 respectively.
CD1	The fast carrier detection output. This pin is internally connected to the in the built-in carrier detect delay circuit. When an external delay circuit protected to the delay time which is not within the device as required, the CD1 should connected to the external circuit input. See Fig. 11-1 or Fig. 11-2 for MSN MSM6947 respectively.			
CD2	12	13	1/0	When an external circuit gives the carrier detect delay time which is not within the device as required, this pin becomes the input pin for the external circuit output signal. In other cases (when using the delay time within the device, the data on the TS1 (TS) or TS2 is not digital "High"), this pin becomes the Carrier detect signal output.
RD1	13	14	0	The RD1 data is demodulated data from the received carrier and the RD2 is the input of the following logic circuits referred to in Fig. 12-1and Fig. 12-2. for MSM6927 and MSM6947, respectively Usually, the RD1 data is input directly to RD2. In some
RD2	14	16	W)	cases, as input data to RD2, the data that is controlled by NCU (Network control unit) etc. may be required in stead of the RD1 data.
CDR1	16	20	0	These two pins are the output (CRD1) and inverting input (CDR2) of the buffer operational amplifier of which the noninverting input is connected to the built-in voltage reference, stabilized to variations in the supply voltage and temperature. See Fig. 13. An adequate carrier-detect level can be set by selecting the ratio of
CDR2	17	21	DM;	R_8 to R_9 . Therefore, the loss in the received carrier level by phone-line transformer can be compensated by adjusting the ratio of R_8 to R_9 . R_8 + R_9 should be greater than 50 k Ω .
SQ	22	31	.co y.co	When the data rate is 1200 bps and in half duplex mode on two-wire facilities, the delay function called as receiver-squelch is required. In case of four wire facilities, this function is not usually required. When a digital "High" is input to the SQ pin, this function is omitted.
FT	23	32	ON-C	This pin may be used for device tests only. During digital "High", the A ₀ pin will be connected to receiving filter output instead of transmitting filter output.

WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

Both MSM6927RS (or GS-K) and MSM6947RS (or GS-K) have 28 (or 44) pins. The pin descriptions for these 28 (or 44) pins are same except those for No. 27 (or No. 36) pin and No. 28 (or No. 38). The pin descriptions for No. 27 (or No. 36) pin and No. 28 (or No. 38) pin are described as follows.

MSM6927

Name	Pin	No.	1/0	CONT. TO SUMMER COM.
Name	RS	GS-K	1/0	Description
TS1	27	36		RS/CS delay and carrier detect delay options referred to chapter about timing characteristics are selected by TS1 and TS2 inputs. Be careful that each delay can not be individually selected. If another delay time than the ones within the device are required as an option, input a digital "High" to the TS1 and TS2 pin
TS2	28	38	A. A. A.	and implement the external delay circuits to obtain the desired delay characteristics. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier detect output. See Fig. 11-1

WWW.100Y MSM6947

Pin No.		No.	1/0	Description			
Name	RS	GS-K	I/O	Description			
TS	27	36	I	When a digital "Low" is input to the TS pin, the built-in RS/CS, carrier detect and receiver-squelch delay are provided. If another delay time is required, it can be implemented by inputting a digital "High" to this pin and incorporates the external delay circuits. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier detect output. See Fig. 11-2.			
ĀTĒ	28	38	N.T.W	Answer tone enable input. When a digital "Low" is input to this pin and the $\overline{RS1}$ pin is in the digital "Low" level, the Answer Tone (to 2025 Hz) is sent over the phone line via the A_0 pin.			

Input/Output

.	Pin	No.	·Ko	COMPANY TOOK CONTEN				
Name	RS	GS-K	1/0	Description				
CS	6	3	0	Clear to send signal output. The digital "High" level indicates the "OFF" state and digital "Low" indicates the "ON" state. This output goes "Low" at the end of a delay (RS/CS delay) initiated when $\overline{\rm RS1}$ (Request to send) goes "Low".				
RS1	7	4		Request to send signal input. The digital "High" level indicates the "OFF" state. The digital "Low" level indicates the "ON" state and instructs the modem to enter the transmit mode. This input must remain "Low" for the duration of data transmission. "High" turns the transmitter off.				
XD	9	9	This is digital data to be modulated and transmitted via A ₀ . Digital "High" wi	This is digital data to be modulated and transmitted via A ₀ . Digital "High" w transmitted as "Mark". Digital "Low" will be transmitted as "Space". No sign	This is digital data to be modulated and transmitted via A ₀ . Digital "High" will transmitted as "Mark". Digital "Low" will be transmitted as "Space". No signal			
RDON	10	10	0					
SG2	18	22	0	The SG1 and ST2 are built-in analog signal grounds. SG2 is used only for Carrier detect function. The DC voltage of SG1 is approximately 6 V, so the analog line interface must be implemented by AC coupling. See Fig. 9. To make				
SG1	20	24	No	impedance lower and ensure the device performance, it is necessary to put bypass capacitors on SG1 and SG2 in close physical proximity to the device.				
A _{IN}	21	26	TW	This is the input for the analog signal from the phone line. The modem extracts the information in this modulated carrier and converts it into a serial data stream for presentation at RD output.				
A ₀	25	34	0	This analog output is the modulated carrier to be conditioned and sent over the phone line.				

WWW.100Y.COM.TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	VA	NAM TO	-0.3 to 15	
rower supply voltage	V _D	Ta = 25°C	-0.3 to 7	
Analog Input Voltage *1	VIA	With respect to AG or DG	-0.3 to V _A + 0.3	V
Digital Input Voltage *2	V _{ID}	W TO HE OF EATH	-0.3 to $V_D + 0.3$	
Operating Temperature	T _{op}	TIN - W	0 to +70	-°C
Storage Temperature	T _{STG}	UIM - MM.	-55 to 150	

WWW.100Y.COM:TW

W.100Y.COM.TW

WWW.toox.com WWW.10T

^{*3} CD2 is I/O terminal WWW.100Y.COM.

WWW.100Y.COM.TW 100 Y.COM.TW MSM6927/6947 **OKI** Semiconductor .100¥.C .100Y.COM.TW

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Uni
W 100	VA	With respect to AG	10.8	12.0	13.2	
Power Supply Voltage	VD	With respect to DG	4.75	5.00	5.25	V
TW WWW.	AG, DG	M -MM.	1007	0	_	
Operating Temperature	T _{op}	TW - WWW	000		70	°C
CRYSTAL	·102 - COM	WWW - WWW	OTT !	3.579545	\sqrt{N}	MHz
R ₁	A 100 FCO V	Transformer impedance = 600Ω	100 100	600	rvL	Ω
R ₂	1004.00	WY WY	100	51	TW	
R ₃	NN - MY C		1	51	TIN	
R ₄ O	MA . 1 = 0.		MA	51	W.	
R ₅	100 x			51	M-	kΩ
R ₆	N W 100 x	COM^{-1}		51	$O_{\overline{M}^{*}_{I}}$	N22
R ₇	11/1/1/100			51	-0 1 17	
R ₈	11/1/11/11		MAN	33		IN
R ₉ CO	WINTH.	OX.COM TW	41	51	I.Co.	W
C_0 , C_1	ou v VV		- V	0.047	V.COD	
C_2	- VV 100-		_	2.2	~ _ 0	Mr
C ₃ (0)	<u> </u>		22	1.1	10 ×	DM E
C ₄	WW.	N 100Y. COM.TW	0.01	W Y	007.	μF
C_5	-11			10	10021.	
C ₆	V - 30		1 —	10	, m	$C_{\Omega_{P}}$

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

WWW.100Y.COM.TW $(V_A = 12 \text{ V} \pm 10\%, V_D = 5 \text{ V} \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
TW 0 1 0 WW 100	IA	Ordinary	001.	7.5	15.0	
Power Supply Current	I_{D}	operation	100×1.00	1.0	2.0	mA
Input Laskaga Current *		V _I = 0 V	-10	OB	1 0	
Input Leakage Currnet *	I _{IH} CO	$V_I = V_D$	-10	CO_{N_T}	10	μΑ
Input Voltage *	VIL	Will -	0	COM	0.8	
iliput voltage	V _{IH}	M.TW - WY	2.2		V_{D}	. v
Output Voltage *	₂ V _{OL}	I _{OL} = 1.6 mA	0 10	<u> </u>	0.4	V
Output Voltage	V _{OH}	Ι _{ΟΗ} = 400 μΑ	$0.8 \times VD$		V_{D}	

^{*1} LT, \overline{CC} , $\overline{RS1}$, $\overline{RS2}$, XD, $\overline{CD2}$, RD2, \overline{SQ} , FT, T_{S1} (TS), T_{S2} (\overline{ATE}) WWW.100Y.COM.T

^{*2} CLK, $\overline{\text{CS}}$, RD, $\overline{\text{CD1}}$, $\overline{\text{CD2}}$, RD1

^{*3} CD2 is I/O terminal. WWW.10 WWW.100Y.CO

WWW.100Y.COM:TW WWW.100Y.COM.TW **OKI** Semiconductor MSM6927/6947 WWW.1007.C WWW.100Y.COM.TW

Analog Interface Characteristics

1. MSM6927

Transmit carrier out (A_O)

JOOY.COM.TW $(V_A = 12 \text{ V} \pm 10\%, V_D = 5 \text{ V} \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Man	Symbol	Condition	Min.	Тур.	Max.	Unit
OF THE WIN	Mark 1	f _M	0.570545.841.5	1290	1300	1310	
Carrier Frequency	Space 0	f _S	f _{CRYSTAL} = 3.579545 MHz	2090	2100	2100	Hz
Output Resistance		R _{OXA}	ON:III	11/1/00	-1 C O	200	Ω
Load Resistance	NA .	R _{LXA}	ON.TW-	50	27.	$W_{\overline{I},I,I}$	kΩ
Load Capacitance	MMA	C _{LXA}	WILLIAM VI	-XI 1	007	100	pF
Transmit Level	WW	V _{OXA}	Y.COM	4	6	8	*1 dB
Output Offset Voltage		V _{OSX}	DA'COM'LA	$\frac{V_A}{2}$ -1	$\frac{V_A}{2}$	$\frac{V_A}{2}$ + 1	V
Out-of-Band Energy (Referred to Carrier Level)	TN.	E _{OX}	C ₁ = 0.047 μF	R	efer to Fig	1.COM	dB


WWW.100Y.CO COM.TW Receive carrier input (A_{IN})

Parameter	W	Symbol	Condition	Min.	Тур.	Max.	Unit	
Input Resistance	TW	R _{IRA}	MM. F. COH.	100	ATAN A	Yon	kΩ	
Receive Signal Level Range		V _{IRA}	IMM. Ind COM.	√ −48	WW.	-6	COD	
1001.	ON	V _{CD} ON	$R_8 = 33 \text{ k}\Omega ^*2$			-43	*1 dBm	
Carrier Detect Level	OFF	V _{CD} OFF	$R_9 = 51 \text{ k}\Omega$	-48			1 2 C C	
Carrier Detect Hysteresis	TTI	H _{YS}	V _{CD} ON – V _{CD} OFF	2		- 	dB	

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Group Delay Distortion	D _{DL}	1100 to 2300 Hz	Y. COM!	210	<u> </u>	μs

The resistor values are typical WWW.100Y


WWW.100Y.COM.T



WWW.100Y.COM:TW

100 Y.COM.TW

W.100Y.COM.TW _{WW.100Y.}COM.TW COM.TW Figure 1 MSM6927 Out-of-Band Energy Referred to Carrier Level (C_1 = 0.047 μ F) WW.100Y.CO WWW.100Y.C WWW.100Y.C WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TV



WWW.100Y.COM.TW

N.100Y.COM.TW

Figure 2 MSM6927 Transmit Filter




Figure 3 MSM6927 Receive Filter WWW.100Y.COM.

OKI Semiconductor

2. MSM6947

Transmit carrier out (A_O)

WWW.100Y.COM.TW LCOM.TW $(V_A = 12 \text{ V } \pm 10\%, V_D = 5 \text{ V } \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

IN WWW.	Mark	f _M	TW WWW.1	1190	1200	1210	
Carrier Frequency	Space 0	f _S	f _{CRYSTAL} = 3.579545 MHz	2190	2200	2210	
Answer Tone Frequency		f _A CC	ATE = "0"	2019	2025	2031	
Output Resistance		R _{OXA}	ON.TH - WA	17N-100	- 70 1	200	
Load Resistance	MA	R _{LXA}	MIN- W	50	7.	W.T.	
Load Capacitance	MMM	C _{LXA}	COTTY W	11 1	10 TCC	100	
Transmit Level	WIN	V _{OXA}	COM	4	6.0	8	*-
Output Offset Voltage	WV	V _{OSX}	N.COM.TN	$\frac{V_A}{2}$ -1	$\frac{V_A}{2}$	$\frac{V_A}{2}$ + 1	M
Out-of-Band Energy (Referred to Carrier Level)	W	E _{0X}	$C_1 = 0.047 \mu F$	R	efer to Fig	.4 _{COM}	T

WWW.100Y.COM:TW WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.1007.C


Receive carrier input (A_{IN})

Parameter	V	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	< N	R _{IRA}	M.M. Ing. COMP.	100	WWW.	<u></u>	kΩ
Receive Signal Level Range	V 1	V _{IRA}	M. Jun Z CONT.	-48		-6	A COL
0 min 5 100 y	ON	V _{CD} ON	$R_8 = 33 \text{ k}\Omega ^*2$	_	<u> </u>	-43	*1 dBm
Carrier Detect Level	OFF	V _{CD} OFF	$R_9 = 51 \text{ k}\Omega$	-48		-10-10	
Carrier Detect Hysteresis		Hys	V _{CD} ON – V _{CD} OFF	0.5	-11	W = 1	dB

Receive Filter

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Group Delay Distortion	D _{DL}	1100 to 2300 Hz	I CO	210	W	μs


The resistor values are typical WWW.100X. WWW.100Y.COM.T



WWW.100Y.COM:TW

4.100Y.COM.TW

WW.100Y.COM.TW T.MO Figure 4 MSM6947 Out-of-Band Energy Referred to Carrier Level ($C_1 = 0.047 \mu F$) NWW.100Y.CO WWW.100Y.CC WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y. WWW.100Y.COM.TW



WWW.100Y.COM:TW

E100Y.COM.TW

Figure 5 MSM6947 Transmit Filter




Figure 6 MSM6947 Receive Filter WWW.100Y.COM

WWW.100Y.COM.TW N.100Y.COM.TW **OKI** Semiconductor MSM6927/6947 WWW.1007.C

Demodulated Bit Characteristics

WWW.100Y.COM.TW $(V_A = 12 \text{ V} \pm 10\%, V_D = 5 \text{ V} \pm 5\%, Ta = 0 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditi	on	1.100)	Min.	Тур.	Max.	Uni
Peak Intersymbol Distortion	CID	Back-to-back o signal range –6 to 511-bit test p	-40	dBm.	0. 1. C 0	9		%
Dit Even Date	BER	Back-to-backwith 0.3 to 3.4 kHz flat noise.	S/N	8 dB	10 <u>0</u> 1.	10 ⁻³	N —	
Bit Error Rate	ov.C	Receive signal level –25 dBm. 511-bit test pattern		11 dB	M <u>·1</u> 00, N·100 s	10 ⁻⁵	T.T.M	

WWW.100Y.COM.TW Timing Characteristics

1. MSM6927

Parameter	Symbol	Condition	112	TS1	Min.	Тур.	%, Ta = 0 Max.	Unit
N.1001. COMILA		N.100 × CO	0	0	195	200	205	DMI
	T _{RC} ON	RS1 = "0"	0	1	25	30	35	$O_{W,T}$
RS/CS Delay Time	I KC OM	$\rightarrow \overline{CS} = "0"$	1	0	65	70	75	COM.T)
NW. JONY. CONT.		NW. TOOX.	1	1	Exte	rnal delay t	timer	M.T
	T _{RC} OFF	$\overline{RS1} = "1"$ $\rightarrow \overline{CS} = "1"$. CO	*1	0	WW	0.5	COM!
MAL TOOL ON IN		N 1 100	0	0	10	_	25	CON
OD/ON Deless Time	T ON		0	1	10		25	07.00
CD/ON Delay Time	T _{CD} ON	MM.	1.	0	10	- 1	25	00 X.CO
	CXV	WWW.	17.	CDA	Exte	rnal delay t	imer	ms
MANA TON		I WWW.		0	5	ī -	15	Too V.C
CD/OFF Delay Time	T 0F		0	10	5	<u> </u>	15	N.100
CD/OFF Delay Time	T _{CD} OF	1	100	0	5	_	15	W.100 Y
MMM. 100 X.CO	WILL	WW	1	101/	Exte	rnal delay t	imer	100
Soft Turn-OFF Time	T _{ST}	- WY	*	*	Co	10	-11	W VI.
	OM	SQ = "0"	0	0	145	150	155	WW.
Receive Data Squelch Delay Time	CGM.	RS1 = "1"	0	1	145	150	155	WWW.L
neceive Data Squetch Delay Tille	T _{SQ}	→ RD = "1"	1	0	35	40	45	WW.
WW 100	Y.C.	Hold	1	41	Exte	rnal delay t	imer	W T

Notes: *: Irrespective of I/O condition WWW.100Y.CO WWW.100Y.COM.TW


WWW.100Y.COM.TW W.100Y.COM.TW **OKI** Semiconductor MSM6927/6947 WWW.1007.C WWW.100Y.COM.TW WWW.100Y.COM.TW W.100Y.CO

2. MSM6947

Parameter	Symbol	Condition	TS	Min.	Тур.	Max.	Uni
	T _{RC} ON	RS1 = "0"	0 10	175	180	185	
RS/CS Delay Time	THU OIL	$\rightarrow \overline{\text{CS}} = "0"$	1	Exte	imer		
1.TW WWW.100	T _{RC} OFF	$\overline{RS1} = "1"$ $\rightarrow \overline{CS} = "1"$	*	1000 .C	OM.T	0.5	
OD/ON Delevi Time	T ON	V.T.V.	0	15	CON(1.)	35	1
CD/ON Delay Time	T _{CD} ON	TIME	NA.	External delay timer			ms
OD OFF Dallas Time	TOOF	WT	0	10	I.Co.	20	
CD/OFF Delay Time	T _{CD} OF	CD UF		External delay timer		imer	
Soft Turn-OFF Time	T _{ST}	CONT	*	WATIO	10	M	
COM. TW	W.1007	SQ = "0" RS1 = "1"	0	VVVV.1	156	ONT.T.	N
Receive Data Squelch Delay Time	T _{SQ}	→ RD = "1" Hold	1	Exte	rnal delay t	imer	TW

Notes: *: Irrespective of I/O condition
+: Reserved WWW.100Y.COM.TW WWW.I

WWW.100X




WW.100Y.COM.TW WWW.100Y.COM.TW Figure 7 MSM6927/6947 Timing Diagram WWW.100Y.COM.TW WWW.100Y.COM.T

OKI Semiconductor MSM6927/6947

APPLICATION CIRCUIT

1. MSM6927RS




Notes: 1. The crystal should be wired in close physical proximity to the device.

- 2. High level signals should not be routed next to low level signals.
- 3. Bypass capacitors on V_A , SG1, and SG2 should be as close to the device as possible.
- 4. AG and DG should be connected as close to the system ground as possible.

Figure 8-1 Application Circuit Using MSM6927RS

2. MSM6947RS



Notes: 1. The crystal should be wired in close physical proximity to the device.

- 2. High level signals should not be routed next to low level signals.
- 3. Bypass capacitors on V_A , SG1, and SG2 should be as close to the device as possible.
- 4. AG and DG should be connected as close to the system ground as possible.

Figure 8-2 Application Circuit Using MSM6947RS




Figure 9 MSM6927RS/MSM6947RS Application

C ₀ , C ₁	0.047 μF	R ₂	51 kΩ	R ₆	(51 kΩ) Receive signal leve
C ₂	2.2 μF	R ₃	51 kΩ	R ₇	51 kΩ
C ₃	1 μF	R ₄	51 kΩ	R ₈	(33 kΩ) Carrier detect level
R ₁	600 Ω	R ₅	(51 k Ω) Transmit signal level	R ₉	51 kΩ

Note: The signal level on the $A_{\mbox{\scriptsize IN}}$ pin should not exceed –6 dBm. WWW.100¥.COM WWW.100Y.COT WWW.





Figure 10 **External Oscillator Connection** WWW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW

OKI Semiconductor MSM6927/6947




(A) RS/CS delay, (B) Receive-squelch delay, (C) CD/ON delay, (D) CD/OFF delay Note: Supply voltage equals V_D for all gates.

- *1: The desired delay can be realized by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays.
- *2: In case that the Receiver-squelch delay is unnecessary, circuit (B) and this OR gate should be omitted and the output of the NOR gate should be connected to CD2 directly.

Figure 11-1 MSM6927 External Delay Connection


OKI Semiconductor MSM6927/6947



(A) RS/CS delay, (B) Receive-squelch delay, (C) CD/ON delay, (D) CD/OFF delay Note: Supply voltage equals V_D for all gates.

- *1: The desired delay can be realized by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays.
- *2: In case that the Receiver-squelch delay is unnecessary, circuit (B) and this OR gate should be omitted and the output of the NOR gate should be connected to CD2 directly.


Figure 11-2 MSM6947 External Delay Connection



WWW.100Y.COM.TW

100 Y.COM.TW


WWW.100Y.COM.TW WWW.100Y.COM WWW.100Y.CO



WWW.100Y.COM.TW

100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM WWW.100Y.CO



WWW.100Y.COM:TW

WWW.100Y.C


N.100Y.COM.TW

NW.100Y.COM.TW WW.100Y.COM.TW Figure 13 External Resistor Connection for the Setting of Carrier Detect Level WWW.100Y.COM.T WWW.100Y.COM. WWW.100Y.COM

WWW.100Y.COM.TW 100Y.COM.TW **OKI** Semiconductor MSM6927/6947 WWW.100 Y.C


PACKAGE DIMENSIONS

(Unit: mm)



OKI Semiconductor MSM6927/6947

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the

product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw