![TEXAS INSTRUMENTS]

勝 特 力 材 料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw

SN65HVD1050A-Q1

www.ti.com

SLLS888A –JUNE 2008–REVISED JANUARY 2011

EMC-OPTIMIZED HIGH SPEED CAN TRANSCEIVER

Check for Samples: SN65HVD1050A-Q1

FEATURES

- **Qualified for Automotive Applications**
- **Improved Drop-In Replacement for TJA1050**
- **Meets or Exceeds the Requirements of ISO 11898-2**
- **GIFT/ICT Compliant**
- **ESD Protection up to ±12 kV (Human-Body Model) on Bus Pins**
- **High Electromagnetic Compliance (EMC)**
- **Bus-Fault Protection of –27 V to 40 V**
- **Dominant Time-Out Function**
- **Thermal Shutdown Protection**
- **Power-Up/Down Glitch-Free Bus Inputs and Outputs**
  - **High Input Impedance With Low V_{CC}**
  - **Monotonic Outputs During Power Cycling**

APPLICATIONS

- **GMW3122 Dual-Wire CAN Physical Layer**
- **SAE J2284 High-Speed CAN for Automotive Applications**
- **SAE J1939 Standard Data Bus Interface**
- **ISO 11783 Standard Data Bus Interface**
- **NMEA 2000 Standard Data Bus Interface**

DESCRIPTION

The SN65HVD1050A meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)[1].

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

FUNCTION BLOCK DIAGRAM

A. V_{ref} on SN65HVD1050A, NC on SN65HVD1050AL

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

Designed for operation is especially harsh environments, the SN65HVD1050A features cross-wire, over-voltage, and loss of ground protection from –27 V to 40 V, over-temperature protection, a –12-V to 12-V common-mode range, and withstands voltage transients according to ISO 7637.

Pin 8 provides for two different modes of operation: high-speed or silent mode. The high-speed mode of operation is selected by connecting S (pin 8) to ground.

If a high logic level is applied to the S pin of the SN65HVD1050A, the device enters a listen-only silent mode during which the driver is switched off while the receiver remains fully functional.

In silent mode, all bus activity is passed by the receiver output to the local protocol controller. When data transmission is required the local protocol controller must transition the device to high speed mode by placing a logic low on the S pin to resume full operation.

A dominant time-out circuit in the SN65HVD1050A prevents the driver from blocking network communication with a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

V_{ref} (pin 5) is available as a $V_{CC}/2$ voltage reference.

SN65HVD1050A
D PACKAGE
(TOP VIEW)

TXD	1	8	S
GND	2	7	CANH
V_{CC}	3	6	CANL
RXD	4	5	V_{ref}

SN65HVD1050AL
D PACKAGE
(TOP VIEW)

TXD	1	8	S
GND	2	7	CANH
V_{CC}	3	6	CANL
RXD	4	5	NC

NC – No internal connection

ORDERING INFORMATION[1]

T_A	PACKAGE[2]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – D	Reel of 2500	SN65HVD1050AQDRQ1	1050AQ
			SN65HVD1050ALQDRQ1	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS[1]

		UNIT
V_{CC}	Supply voltage range[2]	–0.3 V to 6 V
	Voltage range at any bus terminal (CANH, CANL, V_{ref})	–27 V to 40 V
I_O	Receiver output current	20 mA
V_I	Voltage input range, ISO 7637 transient pulse[3] (CANH, CANL)	–150 V to 100 V
V_I	Voltage input range (TXD, S)	–0.3 V to 6 V
T_J	Junction temperature range	–40°C to 150°C

(1)   Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)   All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
(3)   Tested in accordance with ISO 7637 test pulses 1, 2, 3a, 3b per IBEE system level test (Pulse 1 = –100 V, Pulse 2 = 100 V, Pulse 3a = –150 V, Pulse 3b = 100 V). If dc may be coupled with ac transients, externally protect the bus pins within the absolute maximum voltage range at any bus terminal. This device has been tested with dc bus shorts to +40V with leading common-mode chokes. If common-mode chokes are used in the system and the bus lines may be shorted to dc, ensure that the choke type and value in combination with the node termination and shorting voltage either will not create inductive flyback outside of voltage maximum specification or use an external transient-suppression circuit to protect the transceiver from the inductive transients.

ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER		TEST CONDITIONS	UNIT
Electrostatic discharge [1]	Human-Body Model[2]	CANH and CANL bus pins[3]	±12 kV
		V_{ref} pin[4]	±10 kV
		All pins	±4 kV
	Charged-Device Model[5]	All pins	±1.5 kV
	Machine Model[6]		±200 V

(1)   All typical values at 25°C.
(2)   Tested in accordance JEDEC Standard 22, Test Method A114E.
(3)   Test method based upon JEDEC Standard 22 Test Method A114E, CANH and CANL bus pins stressed with respect to each other and GND.
(4)   Test method based upon JEDEC Standard 22 Test Method A114E, V_{ref} pin stressed with respect to GND.
(5)   Tested in accordance JEDEC Standard 22, Test Method C101C.
(6)   Tested in accordance JEDEC Standard 22, Test Method A115A.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V_{CC}	Supply voltage		4.75	5.25	V
V_I or V_{IC}	Voltage at any bus terminal (separately or common mode)		–12	12	V
V_{IH}	High-level input voltage	TXD, S	2	5.25	V
V_{IL}	Low-level input voltage	TXD, S	0	0.8	V
V_{ID}	Differential input voltage		–6	6	V
I_{OH}	High-level output current	Driver	–70		mA
		Receiver	–2		
I_{OL}	Low-level output current	Driver		70	mA
		Receiver		2	
T_A	Operating free-air temperature range	See Thermal Characteristics table	–40	125	°C

SUPPLY CURRENT

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
I_{CC}	5-V supply current	Silent mode	S at V_{CC}, V_I = V_{CC}		6	10	mA
		Dominant	V_I = 0 V, 60-Ω load, S at 0 V		50	70	
		Recessive	V_I = V_{CC}, No load, S at 0 V		6	10	

(1)   All typical values are at 25°C with a 5-V supply.

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions, T_A = −40 to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{d(LOOP1)}$	Total loop delay, driver input to receiver output, recessive to dominant	S at 0 V, See Figure 9	90	230	ns
$t_{d(LOOP2)}$	Total loop delay, driver input to receiver output, dominant to recessive	S at 0 V, See Figure 9	90	230	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, T_A = −40 to 125°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
$V_{O(D)}$	Bus output voltage (dominant)	CANH	V_I = 0 V, S at 0 V, R_L = 60 Ω, See Figure 1 and Figure 2	2.9	3.4	4.5	V
		CANL		0.8		1.5	
$V_{O(R)}$	Bus output voltage (recessive)		V_I = 3 V, S at 0 V, R_L = 60 Ω, See Figure 1 and Figure 2	2	2.3	3	V
$V_{OD(D)}$	Differential output voltage (dominant)		V_I = 0 V, R_L = 60 Ω, S at 0 V, See Figure 1, Figure 2, and Figure 3	1.5		3	V
			V_I = 0 V, R_L = 45 Ω, S at 0 V, See Figure 1, Figure 2, and Figure 3	1.4		3	V
$V_{OD(R)}$	Differential output voltage (recessive)		V_I = 3 V, S at 0 V, See Figure 1 and Figure 2	−0.012		0.012	V
			V_I = 3 V, S at 0 V, No Load	−0.5		0.05	
$V_{OC(ss)}$	Steady state common-mode output voltage		S at 0 V, Figure 8	2	2.3	3	V
$\Delta V_{OC(ss)}$	Change in steady-state common-mode output voltage				30		mV
I_{IH}	High-level input current, TXD input		V_I at V_{CC}	−2		2	µA
I_{IL}	Low-level input current, TXD input		V_I at 0 V	−50		−10	
$I_{O(off)}$	Power-off TXD output current		V_{CC} at 0 V, TXD at 5 V			1	
$I_{OS(ss)}$	Short-circuit steady-state output current		V_{CANH} = −12 V, CANL open, See Figure 11	−105	−72		mA
			V_{CANH} = 12 V, CANL open, See Figure 11		0.36	1	
			V_{CANL} = −12 V, CANH open, See Figure 11	−1	−0.5		
			V_{CANL} = 12 V, CANH open, See Figure 11		71	105	
C_O	Output capacitance		See receiver input capacitance				

(1) All typical values are at 25°C with a 5-V supply.

DRIVER SWITCHING CHARACTERISTICS

oover recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high level output	S at 0 V, See Figure 4	25	65	120	ns
t_{PHL}	Propagation delay time, high-to-low level output	S at 0 V, See Figure 4	25	45	120	ns
t_r	Differential output signal rise time	S at 0 V, See Figure 4		25		ns
t_f	Differential output signal fall time	S at 0 V, See Figure 4		50		ns
t_{en}	Enable time from silent mode to dominant	See Figure 7			1	µs
$t_{(dom)}$	Dominant time out[2]	$\downarrow V_I$, See Figure 10	300	450	700	µs

(1) All typical values are at 25°C with a 5-V supply.
(2) The TXD dominant time out (t(dom)) will disable the driver of the transceiver once the TXD has been dominant longer than $t_{(dom)}$ which will release the bus lines to recessive preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults locking the bus dominant it will limit the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case where five successive dominant bits are followed immediately by an error frame. This along with the $t_{(dom)}$ minimum will limit the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ $t_{(dom)}$ = = 11 bits / 300µs = 37 kbps.

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	S at 0 V, See Table 3		800	900	mV
V_{IT-}	Negative-going input threshold voltage	S at 0 V, See Table 3	500	650		mV
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)		100	125		mV
V_{OH}	High-level output voltage	I_O = –2 mA, See Figure 6	4	4.6		V
V_{OL}	Low-level output voltage	I_O = 2 mA, See Figure 6		0.2	0.4	V
$I_{I(off)}$	Power-off bus input current	CANH or CANL = 5 V, Other pin at 0 V, V_{CC} at 0 V, TXD at 0 V		165	250	µA
$I_{O(off)}$	Power-off RXD leakage current	V_{CC} at 0 V, RXD at 5 V			20	µA
C_I	Input capacitance to ground (CANH or CANL)	TXD at 3 V, V_I = 0.4 sin (4E6πt) + 2.5 V		13		pF
C_{ID}	Differential input capacitance	TXD at 3 V, V_I = 0.4 sin (4E6πt)		6		pF
R_{ID}	Differential input resistance	TXD at 3 V, S at 0 V	30		80	kΩ
R_{IN}	Input resistance (CANH or CANL)	TXD at 3 V, S at 0 V	15	30	40	kΩ
$R_{I(m)}$	Input resistance matching $[1 - (R_{IN(CANH)} / R_{IN(CANL)})] \times 100\%$	$V_{(CANH)} = V_{(CANL)}$	–3	0	3	%

(1) All typical values are at 25°C with a 5-V supply.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	S at 0 V or V_{CC}, See Figure 6	60	100	130	ns
t_{PHL}	Propagation delay time, high-to-low-level output		45	70	130	ns
t_r	Output signal rise time			8		ns
t_f	Output signal fall time			8		ns

(1) All typical values are at 25°C with a 5-V supply.

S PIN CHARACTERISTICS

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
I_{IH}	High level input current	S at 2 V	20	40	70	μA
I_{IL}	Low level input current	S at 0.8 V	5	20	30	μA

(1) All typical values are at 25°C with a 5-V supply.

V_{ref} PIN CHARACTERISTICS[1]

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP[2]	MAX	UNIT
V_O	Reference output voltage	–50 μA < I_O < 50 μA	0.4 V_{CC}	0.5 V_{CC}	0.6 V_{CC}	V

(1) Available only on SN65HVD1050A, not on SN65HVD1050AL.
(2) All typical values are at 25°C with a 5-V supply.

THERMAL CHARACTERISTICS

over recommended operating conditions, T_A = –40 to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-air thermal resistance[1]	Low-K thermal resistance[2]		211		°C/W
		High-K thermal resistance[2]		131		
θ_{JB}	Junction-to-board thermal resistance			53		°C/W
θ_{JC}	Junction-to-case thermal resistance			79		°C/W
P_D	Average power dissipation	V_{CC} = 5 V, T_J = 27°C, R_L = 60 Ω, S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF		112		mW
		V_{CC} = 5.5 V, T_J = 130°C, R_L = 45 Ω, S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF			170	
	Thermal shutdown temperature			190		°C

(1) The junction temperature (T_J) is calculated using the following $T_J = T_A + (P_D * \theta_{JA})$.
(2) Tested in accordance with the Low-K (EIA/JESD51-3) or High-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount packages.

FUNCTION TABLES

Table 1. DRIVER[1]

INPUTS		OUTPUTS		BUS STATE
TXD	S	CANH	CANL	
L	L or Open	H	L	Dominant
H	X	Z	Z	Recessive
Open	X	Z	Z	Recessive
X	H	Z	Z	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance

Table 2. RECEIVER[1]

DIFFERENTIAL INPUTS $V_{ID} = V(CANH) - V(CANL)$	OUTPUT RXD	BUS STATE
$V_{ID} \geq 0.9$ V	L	Dominant
0.5 V $< V_{ID} < 0.9$ V	?	?
$V_{ID} \leq 0.5$ V	H	Recessive
Open	H	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance

PARAMETER MEASUREMENT INFORMATION

Figure 1. Driver Voltage, Current, and Test Definition

Figure 2. Bus Logic State Voltage Definitions

Figure 3. Driver V_{OD} Test Circuit

Figure 4. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)

$$V_{IC} = \frac{V_{I\,(CANH)} + V_{I\,(CANL)}}{2}$$

Figure 5. Receiver Voltage and Current Definitions

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 3. Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$|V_{ID}|$	R	
−11.1 V	−12 V	900 mV	L	V_{OL}
12 V	11.1 V	900 mV	L	
−6 V	−12 V	6 V	L	
12 V	6 V	6 V	L	
−11.5 V	−12 V	500 mV	H	V_{OH}
12 V	11.5 V	500 mV	H	
−12 V	−6 V	6 V	H	
6 V	12 V	6 V	H	
Open	Open	X	H	

A. C_L = 100 pF and includes instrumentation and fixture capacitance within ±20%.
B. All V_I input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 7. t_{en} Test Circuit and Waveforms

$$V_{OC} = \frac{V_{O(CANH)} + V_{O(CANL)}}{2}$$

NOTE: All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 8. Common-Mode Output Voltage Test and Waveforms

A. C_L = 100 pF and includes instrumentation and fixture capacitance within ±20%.
B. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or t_f ≤ 6 ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. $t_{(LOOP)}$ Test Circuit and Waveforms

A. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f ≤ 6$ ns, pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.

B. C_L = 100 pF includes instrumentation and fixture capacitance within ±20%.

Figure 10. Dominant Time-Out Test Circuit and Waveforms

Figure 11. Driver Short-Circuit Current Test and Waveforms

Figure 12. Typical Application

Equivalent Input and Output Schematic Diagrams

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
SN65HVD1050AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1050AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1050AQDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

D (R—PDSO—G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
△C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) △D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)
⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°—8°

0.050 (1,27)
0.016 (0,40)

4040047—3/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         △C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         △D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS—012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8) PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50

6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0,07

Example
Solder Mask Opening
(See Note E)

All Around

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.