Single Supply Dual 16－Bit Audio DAC

## FEATURES

Dual Serial Input，Voltage Output DACs
Single +5 Volt Supply
0．005\％THD＋N
Low Power－50 mW
115 dB Channel Separation
Operates at $8 \times$ Oversampling
16－Pin Plastic DIP or SOIC Package
APPLICATIONS
Multimedia Workstations
PC Audio Add－In Boards
Portable CD and DAT Players
Automotive CD and DAT Players
Noise Cancellation

## PRODUCT DESCRIPTION

The AD 1866 is a complete dual 16－bit DAC offering excellent performance while requiring a single +5 V power supply．It is fabricated on A nalog D evices＇ABCM OS wafer fabrication process．The monolithic chip includes CM OS logic elements， bipolar and M OS linear elements and laser trimmed，thin－ film resistor elements．C areful design and layout techniques have resulted in low distortion，low noise，high channel separa－ tion and low power dissipation．
The DAC s on the AD 1866 chip employ a partially segmented architecture．The first three M SBs of each DAC are segmented into 7 elements．The 13 LSBs are produced using standard $R-2 R$ techniques．The segments and $R-2 R$ resistors are laser trimmed to provide extremely low total harmonic distortion． The AD 1866 requires no deglitcher or trimming circuitry．
E ach DAC is equipped with a high performance output ampli－ fier．These amplifiers achieve fast settling and high slew rate， producing $\pm 1 \mathrm{~V}$ signals at load currents up to $\pm 1 \mathrm{~mA}$ ．The buff－ ered output signal range is 1.5 V to 3.5 V ．The 2.5 V reference voltages eliminate the need for＂false ground＂networks．
A versatile digital interface allows the AD 1866 to be directly connected to all digital filter chips．Fast CM OS logic elements allow for an input clock rate of up to 16 M Hz ．This allows for operation at $2 \times, 4 \times, 8 \times$ ，or $16 \times$ the sampling frequency（where $F_{S}=44.1 \mathrm{kHz}$ ）for each channel．The digital input pins of the AD 1866 are TTL and +5 V CM OS compatible．
＊Protected by U．S．Patent Nos：3，961，326；4，141，004；4，349，811；4，857，862； and patents pending．

## REV． 0

Information furnished by Analog Devices is believed to be accurate and reliable．However，no responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other rights of third parties which may result from its use．No license is granted by implication or otherwise under any patent or patent rights of Analog Devices．

## FUNCTIONAL BLOCK DIAGRAM



The AD 1866 operates on＋5 V power supplies．The digital supply， $\mathrm{V}_{\mathrm{L}}$ ，can be separated from the analog supply， $\mathrm{V}_{\mathrm{S}}$ ，for re－ duced digital feedthrough．Separate analog and digital ground pins are also provided．In systems employing a single +5 volt power supply， $\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\mathrm{S}}$ should be connected together．In bat－ tery operated systems，operation will continue even with re－ duced supply voltage．T ypically，the AD 1866 dissipates 50 mW ．
The AD 1866 is packaged in either a 16－pin plastic DIP or a 16－pin plastic SOIC package．Operation is guaranteed over the temperature range of $-35^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and over the voltage supply range of 4.75 V to 5.25 V ．

## PRODUCT HIGHLIGHTS

1．Single supply operation $@+5 \mathrm{~V}$ ．
2． 50 mW power dissipation．
3． $\mathrm{THD}+\mathrm{N}$ is $0.005 \%$（typical）．
4．Signal－to－ N oise Ratio is 95 dB （typical）．
5． 115 dB channel separation（typical）．
6．Compatible with all digital filter chips．
7．16－pin DIP and 16－pin SOIC packages．
8．No deglitcher required．
9．No external adjustments required．

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－34970699胜特力 电子（深圳）86－755－83298787

Http：／／www．100y．com．tw

One Technology Way，P．O．Box 9106，Norwood，MA 02062－9106，U．S．A． Tel：617／329－4700

Fax：617／326－8703

## 

|  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  | 16 |  | Bits |
| $\begin{array}{ll} \text { DIGITAL INPUTS } & V_{I H} \\ & V_{H L} \\ & I_{I H}, V_{I H}=V_{L} \\ & I_{I L}, V_{I L}=D G N D \end{array}$ <br> M aximum Clock Input Frequency | $2.4$ $13.5$ | $\begin{aligned} & 1.0 \\ & -10.0 \end{aligned}$ | 0.8 | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> M Hz |
| ACCURACY <br> Gain Error G ain M atching M idscale Error M idscale Error M atching G ain Linearity Error |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \\ & \pm 30 \\ & \pm 10 \\ & \pm 3 \end{aligned}$ |  | $\begin{aligned} & \text { \% of FSR } \\ & \% \text { of } \mathrm{FSR} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{~dB} \end{aligned}$ |
| DRIFT（ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ） Gain Drift M idscale D rift |  | $\begin{aligned} & \pm 100 \\ & -130 \end{aligned}$ |  | $\mathrm{ppm}_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C} \mathrm{C}}$ |
| TOTAL HARM ONIC DISTORTION＋NOISE  <br> $0 \mathrm{~dB}, 990.5 \mathrm{~Hz}$ AD 1866N <br>  AD 1866R <br> $-20 \mathrm{~dB}, 990.5 \mathrm{~Hz}$ AD 1866N <br> $-60 \mathrm{~dB}, 990.5 \mathrm{~Hz}$ AD 1866R <br>  AD 1866N <br>  AD 1866R |  | $\begin{aligned} & 0.005 \\ & 0.005 \\ & 0.02 \\ & 0.02 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| CHANNEL SEPARATION（ $1 \mathrm{kHz}, 0 \mathrm{~dB}$ ） | 108 | 115 |  | dB |
| SIGNAL－TO－NOISE RATIO（With A－W eight Filter） |  | 95 |  | dB |
| D－RANGE（With A－Weight Filter） |  | 90 |  | dB |
| OUTPUT <br> Voltage Output Pins（ $\mathrm{V}_{\text {OL }}, \mathrm{V}_{\text {OR }}$ ） <br> O utput Range（ $\pm 3 \%$ ） <br> Output Impedance <br> L oad Current <br> Bias Voltage Pins（ $\mathrm{V}_{\mathrm{BL}}, \mathrm{V}_{\text {BR }}$ ） <br> Output Range <br> O utput Impedance |  | $\begin{aligned} & \pm 1 \\ & 0.1 \\ & \pm 1 \\ & +2.5 \\ & 350 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \Omega \\ & \mathrm{~mA} \\ & \mathrm{~V} \\ & \Omega \end{aligned}$ |
| POWER SUPPLY <br> Specification，$V_{L}$ and $V_{S}$ Operation， $\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\mathrm{S}}$ $+1, V_{L}$ and $V_{S}=5 \mathrm{~V}$ | $\begin{aligned} & 4.75 \\ & 3.5 \end{aligned}$ | $10$ | $\begin{aligned} & 5.25 \\ & 5.25 \\ & 14 \end{aligned}$ | $\begin{aligned} & V \\ & \mathrm{~V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER DISSIPATION |  | 50 | 70 | mW |
| TEM PERATURE RANGE Operation Storage | $\begin{aligned} & -35 \\ & -60 \end{aligned}$ |  | $\begin{aligned} & 85 \\ & 100 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

Specifications subject to change without notice．
Specifications in boldface are tested on all production units at final electrical


Figure 1．$T H D+N$ vs．Frequency


Figure 2．Channel Separation vs．Frequency


Figure 3．THD＋N vs．Supply Voltage


Figure 4．Gain Linearity Error vs．Input Amplitude


Figure 5．$T H D+N$ vs．Temperature


Figure 6．Power Supply Rejection Ratio vs．Frequency （Supply Modulation Amplitude at 500 mV p－p）

## ABSOLUTE MAXIMUM RATINGS＊

| $V_{L}$ to DGND | V to 6 V |
| :---: | :---: |
| $V_{S}$ to AGND | 0 V to 6 V |
| AGND to DGND | $\pm 0.3 \mathrm{~V}$ |
| Digital Inputs to DGND | －0．3 V to V |
| Soldering（10 sec） | $+300^{\circ} \mathrm{C}$ |

$V_{\text {S }}$ to AGND ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 0 V to 6 V
AGND to DGND ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm 0.3 \mathrm{~V}$
Digital Inputs to DGND ．．．．．．．．．．．．．．．．．．．．-0.3 V to $\mathrm{V}_{\mathrm{L}}$
Soldering（10 sec）．．．．．．．．．．．．．．．．．．．．．．．．．．．$+300^{\circ} \mathrm{C}$
＊Stresses greater than those listed under＂Absolute $M$ aximum Ratings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

## CAUTION

ESD（electrostatic discharge）sensitive device．Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection． Although the AD 1866 features proprietary ESD protection circuitry，permanent damage may occur on devices subjected to high energy electrostatic discharges．Therefore，proper ESD precautions are recommended to avoid performance degradation or loss of functionality．


PIN CONFIGURATION


PIN DESIGNATIONS

| Pin | Mnemonic | Description |
| :---: | :--- | :--- |
| 1 | $V_{L}$ | Digital Supply（＋5 V） |
| 2 | LL | Left C hannel Latch Enable Pin |
| 3 | DL | Left Channel D ata Input Pin |
| 4 | CLK | Clock Input Pin |
| 5 | DR | Right Channel Data Input Pin |
| 6 | LR | Right Channel L atch Enable Pin |
| 7 | DGND | Digital Common Pin |
| 8 | $V_{B} R$ | Right C hannel Bias Pin |
| 9 | $V_{S}$ | A nalog Supply（＋5 V） |
| 10 | $V_{0} R$ | Right Channel Output Pin |
| 11 | NRR | Right C hannel Noise Reduction Pin |
| 12 | AGND | Analog Common Pin |
| 13 | NRL | Left Channel N oise Reduction Pin |
| 14 | $V_{0} L$ | Left Channel Output Pin |
| 15 | $V_{S}$ | Analog Supply（＋5 V） |
| 16 | $V_{B} L$ | Left Channel Bias Pin |

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD 1866N | $-35^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Plastic DIP | $\mathrm{N}-16$ |
| AD 1866R | $-35^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC | $\mathrm{R}-16$ |
| AD 1866R－REEL | $-35^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC | $\mathrm{R}-16$ |

> 勝 特 力 材 料 $886-3-5753170$胜特力电子(上海) $86^{-21-34970699}$胜特力电子(深圳) $86^{-755-83298787}$
> Http://www. 100 y. com. tw

## Definition of Specifications－AD1866

## TOTAL HARMONIC DISTORTION＋NOISE

T otal harmonic distortion plus noise（THD＋N）is defined as the ratio of the square root of the sum of the squares of the am－ plitudes of the harmonics and noise to the amplitude of the fun－ damental input frequency．It is usually expressed in percent（\％） or decibels（dB）．

## D－RANGE DISTORTION（EIAJ SPECIFICATION）

D－Range distortion is the ratio of the amplitude of the signal at an amplitude of -60 dB to the amplitude of the distortion plus noise．In this case，an A－weight filter is used．The value speci－ fied for $D$－range performance is the ratio measured plus 60 dB ．

## SIGNAL－TO－NOISE RATIO

The signal－to－noise ratio is defined as the ratio of the amplitude of the output when a full－scale output is present to the ampli－ tude of the output with no signal present．It is expressed in decibels（ dB ）and measured using an A－weight filter．

## GAIN LINEARITY

G ain linearity is a measure of the deviation of the actual output amplitude from the ideal output amplitude．It is determined by measuring the amplitude of the output signal as the amplitude of that output signal is digitally reduced to a lower level．A per－ fect $D / A$ converter exhibits no difference between the ideal and actual amplitudes．G ain linearity is expressed in decibels（dB）．

## MIDSCALE ERROR

M idscale error，or bipolar zero error，is the deviation of the ac－ tual analog output from a voltage at the bias pin when the twos complement input code representing midscale is loaded in the DAC．M idscale error is expressed in mV．

## FUNCTIONAL DESCRIPTION

The AD 1866 is a complete，monolithic dual 16－bit digital audio DAC which runs off a single +5 volt supply．As shown in the block diagram，each channel contains a voltage reference，a 16－bit serial－to－parallel input register，a 16－bit input latch，a 16－bit DAC，and an output amplifier．

The voltage reference section provides a reference voltage and a false ground voltage for each channel．The low noise bandgap circuits produce reference voltages that are unaffected by changes in temperature，time，and power supply．
The input registers are fabricated with CM OS logic gates． These gates allow high switching speeds and low power con－ sumption，contributing to the fast digital timing，the low glitch and low power dissipation of the AD 1866.


AD1866 Functional Block Diagram
The 16－bit DAC uses a combination of segmentation and R－2R architecture to achieve good integral and differential linearity． The resistors which form the ladder structure are fabricated with silicon－chromium thin film．L aser trimming of these resis－ tors further reduces linearity error，resulting in low output distortion．
The output amplifier uses both M OS and bipolar devices and incorporates an N PN class A output stage．It is designed to pro－ duce high slew rate，low noise，low distortion，and optimal fre－ quency response．

## AD1866－Analog Circuit Considerations

## GROUNDING RECOMMENDATIONS

The AD 1866 has two ground pins，designated as AGND（Pin 12 ）and DGND（Pin 7）．The analog ground，AGND，serves as the＂high quality＂reference ground for analog signals and as a return path for the supply current from the analog portion of the device．The system analog common should be located as close as possible to Pin 12 to minimize any voltage drop which may develop between these two points，although the internal circuit is designed to minimize signal dependence of the analog return current．
The digital ground，DGND，returns ground current from the digital logic portion of the device．This pin should be connected to the digital common node in the system．As shown in Figure 7，the analog and digital grounds should be joined at one point in a system．When these two grounds are connected such as at the power supply ground，care should be taken to minimize the voltage difference between the DGND and AGND pins in or－ der to ensure the specified performance．

## POWER SUPPLIES AND DECOUPLING

The AD 1866 has three power supply input pins． $\mathrm{V}_{\mathrm{S}}$（Pins 9 and 15）provide the supply voltages which operate the analog por－ tion of the device including the 16 －bit DACs，the voltage refer－ ences，and the output amplifiers．$T$ he $\mathrm{V}_{\mathrm{S}}$ supplies are designed to operate from $a+5 \mathrm{~V}$ supply．These pins should be decoupled to the analog ground using a $0.1 \mu \mathrm{~F}$ capacitor．Good engineer－ ing practice suggests that the bypass capacitor be placed as close as possible to the package pins．This minimizes the inher－ ent inductive effects of printed circuit board traces．
$V_{L}$（Pin 1）operates the digital portions of the chip including the input shift registers and the input latching circuitry． $\mathrm{V}_{\mathrm{L}}$ is also designed to operate from a +5 V supply．This pin should be by－ passed to digital common using a $0.1 \mu \mathrm{~F}$ capacitor，again placed as close as possible to the package pins．Figure 7 illustrates the correct connection of the digital and analog supply bypass capacitors．
An important feature of the AD 1866 audio D AC is its ability to operate at diminished power supply voltages．$T$ his feature is very important in portable battery operated systems．As the bat－ teries discharge，the supply voltage drops．U nlike any other au－ dio DAC，the AD 1866 can continue to function at supply voltages as low as 3.5 V ．Because of its unique design，the power requirements of the AD 1866 diminish as the battery volt－ age drops，further extending the operating time of the system．


Figure 7．Recommended Circuit Schematic

## NOISE REDUCTION CAPACITORS

The AD 1866 has two noise reduction pins，designated as N RL （Pin 13）and N RR（Pin 11）．In order to meet specifications，it is required that external noise reduction capacitors be con－ nected from these pins to AGND to reduce the output noise contributed by the voltage reference circuitry．As shown in Fig－ ure 7，each of these pins should be bypassed to AGND with a $4.7 \mu \mathrm{~F}$ or larger capacitor．The connections between the ca－ pacitors，package pins and AGND should be as short as pos－ sible to achieve the lowest noise．

## USING VBL AND V $\mathbf{V}_{\mathrm{B}}$

The AD 1866 has two bias voltage reference pins，designated as $V_{B} R$（Pin 8）and $V_{B} L$（Pin 16）．Each of these pins supplies a dc reference voltage equal to the center of the output voltage swing． These bias voltages replace＂false ground＂networks previously required in single supply audio systems．At the same time，they allow dc coupled systems，improving audio performance．

> 勝 特 力 材 料 $886-3-5753170$胜特力电子(上海) $86-21-34970699$胜特力电子(深圳) $86^{-755-83298787}$ Http://www. 100 y. com. tw

## Analog Circuit Considerations－AD1866



Figure 8a．Schematic Using False Ground
Figure 8a illustrates the traditional approach used to generate false ground voltages in single supply audio systems．This cir－ cuit requires additional power and circuit board space．
The AD 1866 eliminates the need for＂false ground＂circuitry． $V_{B} R$ and $V_{B} L$ generate the required bias voltages previously generated by the＂false ground．＂As shown in Figure 8b，$V_{B} R$ and $V_{B} L$ may be used as the reference point in each output channel．T his permits a dc coupled output signal path．T his eliminates ac coupling capacitors and improves low frequency performance．It should be noted that these bias outputs have relatively high output impedance and will not drive output cur－ rents larger than $100 \mu \mathrm{~A}$ without degrading the specified performance．


Figure 8b．Circuitry Using Voltage Biases

## DISTORTION PERFORMANCE AND TESTING

The THD＋N figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and play－ back of an audio waveform．Therefore，the THD＋N specifica－ tion provides a direct measure to classify and choose an audio DAC for a desired level of performance．Figure 1 illustrates the typical THD＋N versus frequency performance of the AD 1866. It is evident that the THD＋N performance of the AD 1866 re－ mains stable at all three amplitude levels through a wide range of frequencies．A load impedance of at least $2 \mathrm{k} \Omega$ is recom－ mended for best THD＋N performance．
Analog D evices tests all AD 1866s on the basis of THD＋N per－ formance．D uring the distortion test，a high speed digital pat－ tern generator transmits digital data to each channel of the device under test．Sixteen－bit data is latched into the DAC at $352.8 \mathrm{kHz}\left(8 \times \mathrm{F}_{\mathrm{S}}\right)$ ．The test input code is a digitally encoded 990.5 Hz sine wave with $0 \mathrm{~dB},-20 \mathrm{~dB}$ ，and -60 dB amplitudes． A 4096 point FFT calculates total harmonic distortion＋noise， signal－to－noise ratio，and D－range．No deglitchers or external adjustments are used．


Figure 9．AD1866 Control Signals

## INPUT DATA

T he digital input port of the AD 1866 employs five signals：D ata Left（DL），D ata Right（DR），L atch Left（LL），L atch Right （LR），and Clock（CLK）．DL and DR are the serial inputs for the left and right DACs，respectively．Input data bits are clocked into the input register on the rising edge of CLK．The falling edges of $L L$ and $L R$ cause the last 16 bits which were clocked into the serial registers to be shifted into the DACs，thereby up－ dating the respective DAC outputs．For systems using only a single latch signal，LL and LR may be connected together．For systems using only one DATA signal，DR and DL may be con－ nected together．D ata is transmitted to the AD 1866 in a bit stream composed of 16 －bit words with a serial，twos comple－ ment，M SB first format．Left and right channels share the C lock （CLK）signal．
Figure 9 illustrates the general signal requirements for data transfer for the AD 1866.

## TIMING

Figure 10 illustrates the specific timing requirements that must be met in order for the data transfer to be accomplished prop－ erly．T he input pins of the AD 1866 are both T TL and +5 V CM OS compatible．


Figure 10．AD1866 Input Signal Timing
The maximum clock rate of the AD 1866 is specified to be at least 13.5 M Hz ．This clock rate allows data transfer rates of $2 \times$ ， $4 \times, 8 \times$ ，and $16 \times F_{s}$（where $F_{s}$ equals 44.1 kHz ）．The applica－ tions section of this data sheet contains additional guidelines for using the AD 1866.

勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－34970699胜特力电子（深圳）86－755－83298787

Http：／／www．100y．com．tw

## Applications of the AD1866

## APPLICATIONS OF THE AD 1866

The AD 1866 is a high performance audio DAC specifically de－ signed for portable and automotive digital audio applications． T hese market segments have technical requirements fundamen－ tally different than those found in the high－end or home use market segment．Portable equipment must rely on components which require low amounts of power to offer reasonable play－ back times．Also，battery voltage tends to diminish as the end of the discharge cycle is approached．T he AD 1866＇s ability to op－ erate from a single +5 V supply makes it a good choice for bat－ tery operated gear．And，as the battery voltage drops，the power dissipation of the AD 1866 drops．This extends the usable bat－ tery life．F inally，as the battery supply voltage drops，the bias voltages and signal swings also drop，preventing signal clipping and abrupt degradation of distortion．Figure 3 illustrates how the THD＋N performance of the AD 1866 remains constant through a wide supply voltage range．
Automotive equipment relies on components which are able to consistently perform over a wide range of temperatures．In addi－ tion，due to the limited space available in automotive applica－ tions，small size is essential．The AD 1866 has guaranteed operation between $-35^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ ，and the 16 －pin DIP or 16 －pin SOIC package is particularly attractive where overall size is important．
Since the AD 1866 provides dc bias voltages，the entire signal chain can be dc coupled．This eliminates ac coupling capacitors from the signal path，improving low frequency performance and lowering system cost and size．

In summary，the AD 1866 is an excellent choice for multimedia， battery operated portable or automotive digital audio systems． In the following sections，some examples of high performance audio applications featuring the AD 1866 are described．

## AD 1866 with the Sony CXD 2550P Digital Filter

Figure 11 illustrates a 16－bit CD player design incorporating an AD 1866 DAC，a Sony CXD 2550P digital filter，and 2－pole antialias filters．This high performance，single supply design op－ erates at $8 \times \mathrm{F}_{\mathrm{s}}$ and is suitable for portable and automotive ap－ plications．In this design，the CX D 2550P filter transmits left and right channel digital data to the AD 1866．T he left and right latch signals，$L L$ and $L R$ ，are both provided by the word clock signal（LRCK O）of the digital filter．The digital data is con－ verted to low distortion output voltages by the output amplifiers on the AD 1866．Also，no deglitching circuitry or external ad－ justments are required．Bypass capacitors，noise reduction capacitors and the antialias filter details are omitted for clarity．

## ADDITIONAL APPLICATIONS

In addition to CD player designs，the AD 1866 is suited for similar applications such as DAT，portable musical instruments， laptop and notebook personal computers，and PC audio I／O boards．T he circuit techniques illustrated here are directly ap－ plicable in those applications．Figures 12，13，14，and 15 show connection diagrams for the AD 1866 and several popular digital filter chips from N PC and Y amaha．Each application operates at $8 \times F_{S}$ operation．Please refer to the appropriate sections of this data sheet for additional information．


Figure 11．AD1866 with Sony CXD2550P Digital Filter

Http：／／www． 100 y．com．tw


Figure 12．AD1866 with NPC SM5813 Digital Filter


Figure 13．AD1866 with NPC SM5818AP Digital Filter

Http：／／www．100y．com．tw


Figure 14．AD1866 with Yamaha YM3434 Digital Filter


Figure 15．AD1866 with NPC SM5840C Digital Filter

## OUTLINE DIMENSIONS

Dimensions shown in inches and（mm）．


## Plastic SOIC（R）Package



