

3 V, Parallel Input Micropower 10-/12-Bit DACs

AD7392/AD7393

FEATURES

Micropower: 100 μA

0.1 μA typical power shutdown Single-supply 2.7 V to 5.5 V operation

AD7392: 12-bit resolution AD7393: 10-bit resolution

0.9 LSB differential nonlinearity error

APPLICATIONS

Automotive 0.5 V to 4.5 V output span voltage Portable communications Digitally controlled calibration PC peripherals


GENERAL DESCRIPTION

The AD7392/AD7393 comprise a set of pin-compatible 10-/12-bit voltage output, digital-to-analog converters. The parts are designed to operate from a single 3 V supply. Built using a CBCMOS process, these monolithic DACs offer low cost and ease of use in single-supply 3 V systems. Operation is guaranteed over the supply voltage range of 2.7 V to 5.5 V, making this device ideal for battery-operated applications.

The full-scale voltage output is determined by the external reference input voltage applied. The rail-to-rail REF $_{\rm IN}$ to DAC $_{\rm OUT}$ allows a full-scale voltage equal to the positive supply $V_{\rm DD}$ or any value in between. The voltage outputs are capable of sourcing 5 mA.

A data latch load of 12 bits with a 45 ns write time eliminates wait states when interfacing to the fastest processors. Additionally, an asynchronous $\overline{\rm RS}$ input sets the output to a zero scale at power-on or upon user demand.

FUNCTIONAL BLOCK DIAGRAM



Both parts are offered with similar pinouts, which allows users to select the amount of resolution appropriate for their applications without changing the circuit card.

The AD7392/AD7393 are specified for operation over the extended industrial temperature range of -40° C to $+85^{\circ}$ C. The AD7393AR is specified for the automotive temperature range of -40° C to $+125^{\circ}$ C. The AD7392/AD7393 are available in 20-lead PDIP and 20-lead SOIC packages.

For serial data input, 8-lead packaged versions, see the AD7390 and AD7391.

TABLE OF CONTENTS		
Features	1	Digital-to-Analog C
Applications	11	Amplifier Section
Functional Block Diagram		Reference Input
General Description		Power Supply
Revision History		Input Logic Levels
		LAN - AAA
Specifications		Digital Interface
Electrical Characteristics		Reset Pin (RS)
Timing Diagram	5	Power Shutdown (S
Absolute Maximum Ratings	6	Unipolar Output Op
ESD Caution	6	Bipolar Output Ope
Pin Configurations and Function Descriptions	7 \.C	Outline Dimensions
Typical Performance Characteristics	8	Ordering Guide
Theory of Operation		.COM.
REVISION HISTORY		
8/07—Rev. B to Rev. C		
Changes to Specifications Section	3	
Changes to Table 3		
Changes to Theory of Operation Section		
Changes to Figure 29		
Changes to Figure 32		
Changes to Figure 33		
Updated Outline Dimensions		
6/04—Changed from Rev. A to Rev. B		
Removed TSSOP	niversal	
Changes to Ordering Guide	17	
3/99—Changed from Rev. 0 to Rev. A		
11/96—Revision 0: Initial Version		
M.M.J. COM.		

WWW.100Y.COM.TW

MAM. TOOX. COM. TA	
Digital-to-Analog Converters	12
Amplifier Section	
Reference Input	12
Power Supply	13
Input Logic Levels	13
Digital Interface	13
Reset Pin (RS)	14
Power Shutdown (SHDN)	
Unipolar Output Operation	14
Bipolar Output Operation	15
utline Dimensions	16
Ordering Guide	

TAM. 100X.COM.

WW.100Y.CO

LCOM.TW

COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 1. AD7392

Parameter	Symbol	Conditions	3 V ± 10%	5 V ± 10%	Unit
STATIC PERFORMANCE	Symbol	Collations	3 V ± 10%	3 V ± 10%	Onit
Resolution ¹	N	Y.CO. TW WWW.	12	12	Bits
Relative Accuracy ²	INL	T _A = +25°C	±1.8	±1.8	LSB max
helative Accuracy	INL	$T_A = +23 \text{ C}$ $T_A = -40^{\circ}\text{C}, +85^{\circ}\text{C}$	±3	±1.0 ±3	LSB max
Differential Nonlinearity ²	DNL	$T_A = +25^{\circ}$ C, monotonic	±0.9	±0.9	LSB max
Differential Northinearity	DINL	Monotonic	±1 CO	±1.9	LSB max
Zero-Scale Error	V _{ZSE}	Data = 0x000, T _A = +25°C, +85°C	4.0	4.0	mV max
Zero-scale Litol	V ZSE	Data = $0x000$, $T_A = +23$ C, $+63$ C Data = $0x000$, $T_A = -40$ °C	8.0	8.0	mV max
Full-Scale Voltage Error	V _{FSE}	$T_A = +25^{\circ}\text{C}, +85^{\circ}\text{C}, \text{data} = 0 \text{xFFF}$	±8	±8	mV max
Tuli-scale voltage Lifoi	VESE	$T_A = -40^{\circ}$ C, data = 0xFFF	±20	±20	mV max
Full-Scale Temperature Coefficient ³	TCV _{FS}	14 = -40 C, data = 0X111	28	28	ppm/°C typ
REFERENCE INPUT	TCVFS	IN:111	26	28	ррпі/ Стур
V _{REF} Range	V_{REF}	W. TIOOX.COM.TW	0/V _{DD}	0/V _{DD}	V min/max
Input Resistance	RREF	WW. TOW. COM	2.5	2.5	MΩ typ ⁴
Input Capacitance ³	CREF	COM.1	5	5 COM	pF typ
ANALOG OUTPUT	CREF	AN THOUSANT	100	Da.	pr typ
Current (Source)	WI	Data = 0x800, Δ V _{OUT} = 5 LSB	1	MY.CO	mA typ
Output Current (Sink)	I _{OUT}	Data = 0x800, Δ V _{OUT} = 5 LSB	3	3 CO	mA typ
Capacitive Load ³	I _{OUT}	No oscillation	100	100	pF typ
LOGIC INPUTS	GL ST	NO OSCINATION	100	100	pi typ
Logic Input Low Voltage	V _{IL}	M. 100 r. COW.1	0.5	0.8	V max
Logic Input High Voltage	VIH	WW TIOOY. CONT.TW	V _{DD} – 0.6	V _{DD} – 0.6	V min
Input Leakage Current	IN THE	MMM. TO ON COME	10	10	μA max
Input Capacitance ³	IIL CIL	W.100 CON. 1	10	10	pF max
INTERFACE TIMING ^{3,5}	O CIL	WWW. TOOK CO. T. T.	10	31100	pi mux
Chip Select Write Width	ONL	MAN. TO SA COM.	45	45	ns min
Data Setup	t _{CS}	M. 100 r. COW. I.	30	15	ns min
Data Hold	t _{DH}	WW 100Y.Com	20	5	ns min
Reset Pulse Width	t _{RS}	MAN TO W. COMM.	40	30	ns min
AC CHARACTERISTICS	CRS	W. TOWN	10	30	7.00
Output Slew Rate	SR	Data = 0x000 to 0xFFF to 0x000	0.05	0.05	V/µs typ
Settling Time ⁶	ts	To ±0.1% of full scale	70	60	μs typ
Shutdown Recovery Time	t _{SDR}	TO ±0.170 OF full scale	70	80	μs typ
DAC Glitch	CSDR	Code 0x7FF to Code 0x800 to Code 0x7FF	65	65	nV/s typ
Digital Feedthrough	Joo - CC	Code 0x711 to code 0x000 to Code 0x711	15	15	nV/s typ
Feedthrough	V _{OUT} /V _{REF}	$V_{REF} = 1.5 \text{ V dc} + 1 \text{ V p-p, data} = 0x000,$	−63	_63	dB typ
recumougn	V OUT/ V REF	f = 100 kHz	WI W	03	db typ
SUPPLY CHARACTERISTICS	V.10	OM. MANAGE	COM	₹N	MAL.
Power Supply Range	V _{DD} RANGE	DNL < ±1 LSB	2.7/5.5	2.7/5.5	V min/max
Positive Supply Current	I _{DD}	V _{IL} = 0 V, no load	55/100	55/100	μA typ/max
Shutdown Supply Current	I _{DD-SD}	$\overline{SHDN} = 0$, $V_{IL} = 0$ V, no load	0.1/1.5	0.1/1.5	μA typ/max
Power Dissipation	P _{DISS}	$V_{IL} = 0 V$, no load	300	500	μW max
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$	0.006	0.006	%/% max

 $^{^{1}}$ One LSB = $V_{REF}/4096$ V for the 12-bit AD7392.

² The first two codes (0x000, 0x001) are excluded from the linearity error measurement.

³ These parameters are guaranteed by design and not subject to production testing.

⁴ Typicals represent average readings measured at +25°C.

⁵ All input control signals are specified with $t_R = t_F = 2$ ns (10% to 90% of 13 V) and timed from a voltage level of 1.6 V. ⁶ The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.

At $V_{REF} = 2.5 \text{ V}$, $-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}$, unless otherwise noted.

Table 2. AD7393

Parameter	Symbol	Conditions	3 V ± 10%	5 V ± 10%	Unit
STATIC PERFORMANCE	-TXV.10	CONT.	COM	- 1	
Resolution ¹	N	MY. TAN WWW. 100	10	10	Bits
Relative Accuracy ²	INL	$T_A = +25^{\circ}C$	±1.75	±1.75	LSB max
	1	$T_A = -40^{\circ}\text{C}, +85^{\circ}\text{C}, +125^{\circ}\text{C}$	±2.0	±2.0	LSB max
Differential Nonlinearity ²	DNL	Monotonic	±0.8	±0.8	LSB max
Zero-Scale Error	Vzse	Data = 0x000	9.0	9.0	mV max
Full-Scale Voltage Error	V_{FSE}	T _A = +25°C, +85°C, +125°C, data = 0x3FF	±32	±32	mV max
M.M. T. COM.	Wir	$T_A = -40$ °C, data = 0x3FF	±42	±42	mV max
Full-Scale Temperature Coefficient ³	TCV _{FS}	M.100 COM.	28	28	ppm/°C typ
REFERENCE INPUT		TIME TO THE TANK THE TANK	100	OM.T.	71
V _{REF IN} Range	V _{REF}	MM. TO COM.	0/V _{DD}	0/V _{DD}	V min/max
Input Resistance	R _{REF}	CON. 100 2	2.5	2.5	MΩ typ ⁴
Input Capacitance ³	CREF	AM TOOK OF THE WA	5 100	5. 1.T	pF typ
ANALOG OUTPUT	CILLI	ALMAN COMP.	WW.	CONF	p. 0,p
Output Current (Source)	I _{OUT}	Data = 0x200, Δ V _{OUT} = 5 LSB	MW.100	1 COM.	mA typ
Output Current (Source) Output Current (Sink)	IN.	Data = $0x200$, $\Delta V_{OUT} = 5 LSB$	3	3	mA typ
Capacitive Load ³	I _{OUT} C _L	No oscillation	100	100	pF typ
LOGIC INPUTS	CL	NO OSCINATION	100	100	prtyp
	NAN .	WWW. COX.CO	0.5	0.8	W.T. W.
Logic Input Low Voltage	V _{IL}	W.In. COM.	0.5		V max
Logic Input High Voltage	ViH	MM, 100X.C MITM	V _{DD} - 0.6	V _{DD} - 0.6	V min
Input Leakage Current	l _L	MMM. TO COM	10	10 C	μA max
Input Capacitance ³	CIL	VI 100 - COM. I I	10	10	pF max
INTERFACE TIMING ^{3,5}	WT	WWW.100Y.Co.TTW	11 11	1007.	TIMO
Chip Select Write Width	tcs	MAN TO COM	45	45	ns
Data Setup	t _{DS}	M. 1001. COW.I.	30	15	ns
Data Hold	t _{DH}	W WWW. 100Y.CO. TW	20	5	ns
Reset Pulse Width	t _{RS}	COM.	40	30	ns
AC CHARACTERISTICS		IN M. M 1001.		1.10	CON
Output Slew Rate	SR	Data = 0x000 to 0x3FF to 0x000	0.05	0.05	V/µs typ
Settling Time ⁶	ts	To ±0.1% of full scale	70	60	μs typ
Shutdown Recovery Time	t _{SDR}	CIN NY 100Y. OM.	1	80	μs typ
DAC Glitch	ov.CO	Code 0x7FF to Code 0x800 to Code 0x7FF	65	65	nV/s typ
Digital Feedthrough	00 7.	M.I., COM	15	15	nV/s typ
Feedthrough	V_{OUT}/V_{REF}	$V_{REF} = 1.5 \text{ V dc } 11 \text{ V p-p, data} = 0x000, f = 100 \text{ kHz}$	-63	-63	dB typ
SUPPLY CHARACTERISTICS	×1 (OM. CO.	TW	WW	VI.
Power Supply Range	$V_{\text{DD RANGE}}$	DNL < ±1 LSB	2.7/5.5	2.7/5.5	V min/max
Positive Supply Current	I _{DD}	$V_{IL} = 0 \text{ V, no load, } T_A = +25^{\circ}\text{C}$	55	55	μA typ
	W.Ing	$V_{IL} = 0 V$, no load	100	100	μA max
Shutdown Supply Current	I _{DD-SD}	$\overline{SHDN} = 0$, $V_{IL} = 0$ V, no load	0.1/1.5	0.1/1.5	μΑ typ/max
Power Dissipation	P _{DISS}	$V_{IL} = 0 \text{ V, no load}$	300	500	μW max
Power Supply Sensitivity	PSS	$\Delta V_{DD} = \pm 5\%$	0.006	0.006	%/% max

 $^{^{1}}$ One LSB = $V_{REF}/1024 V$ for the 10-bit AD7393.

 $^{^{2}}$ The first two codes (0x000, 0x001) are excluded from the linearity error measurement.

³ These parameters are guaranteed by design and not subject to production testing.

Typicals represent average readings measured at $+25^{\circ}$ C.

S All input control signals are specified with $t_R = t_F = 2$ ns (10% to 90% of 13 V) and timed from a voltage level of 1.6 V.

The settling time specification does not apply for negative going transitions within the last 3 LCD of


TIMING DIAGRAM WW.100Y.COM.

W.YOOX.COM.

WWW.

W.100Y.CON

COM.TW



TWW.100Y.COM

LCOM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

OOY.COM.TW

Http://www. 100y. com. tw

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
V _{DD} to GND	-0.3 V, +8 V
V _{REF} to GND	-0.3 V, V _{DD}
Logic Inputs to GND	$-0.3 \text{ V}, \text{ V}_{DD} + 0.3 \text{ V}$
Vout to GND	$-0.3 \text{ V, V}_{DD} + 0.3 \text{ V}$
louт Short Circuit to GND	50 mA
DGND to AGND	−0.3 V, +2 V
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$
Thermal Resistance (θ _{JA})	WWW.IO
20-Lead PDIP (N 20)	57°C/W
20-Lead SOIC (R-20)	60°C/W
Maximum Junction Temperature (T _J max)	150°C
Operating Temperature Range	-40°C to +85°C
AD7393AR	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature	W.11
Reflow Soldering Peak Temperature	MM
SnPb	240°C
Pb-Free	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. AD7392 Pin Configuration




Figure 4. AD7393 Pin Configuration

Table 4. AD7392 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD}	Positive Power Supply Input. The specified range of operation is 2.7 V to 5.5 V.
2	SHDN	Power Shutdown Active Low Input. DAC register contents are saved as long as power stays on the V_{DD} pin. When $\overline{SHDN} = 0$, \overline{CS} strobes write new data into the DAC register.
3	CS	Chip Select Latch Enable, Active Low.
4	RS	Asynchronous Active Low Input. Resets the DAC register to 0.
5 to 16	D0 to D11	Parallel Input Data Bits. D11 is the MSB; D0 is the LSB.
17	DGND	Digital Ground.
18	AGND	Analog Ground.
19	Vout	DAC Voltage Output.
20	V _{REF}	DAC Reference Input. Establishes the DAC full-scale voltage.

Pin No.	Mnemonic	Description
1	V_{DD}	Positive Power Supply Input. The specified range of operation is 2.7 V to 5.5 V.
2	SHDN	Power Shutdown Active Low Input. DAC register contents are saved as long as power stays on the V_{DD} pin. When SHDN = 0, \overline{CS} strobes write new data into the DAC register.
3	CS (V)	Chip Select Latch Enable, Active Low.
4	RS	Asynchronous Active Low Input. Resets the DAC register to 0.
5, 6	NC	No Connect.
7 to 16	D0 to D9	Parallel Input Data Bits. D9 is the MSB; D0 is the LSB.
17	DGND	Digital Ground.
18	AGND	Analog Ground.
19	V _{OUT}	DAC Voltage Output.
20	V_{REF}	DAC Reference Input. Establishes the DAC full-scale voltage.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

N.100Y.COM.TW

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. AD7392 Integral Nonlinearity Error vs. Code




Figure 6. AD7393 Integral Nonlinearity Error vs. Code




Figure 7. AD7392 Total Unadjusted Error Histogram




Figure 8. AD7393 Total Unadjusted Error Histogram




Figure 9. AD7393 Full-Scale Output Temperature Coefficient Histogram




Figure 10. Voltage Noise Density vs. Frequency




Figure 11. Supply Current vs. Logic Input Voltage




Figure 12. Logic Threshold vs. Supply Voltage




Figure 13. Supply Current vs. Temperature




Figure 14. Supply Current vs. Clock Frequency




Figure 15. Power Supply Rejection Ratio vs. Frequency




Figure 16. Iout at Zero Scale vs. Vout




Figure 17. Midscale Transition Performance




Figure 18. Digital Feedthrough




Figure 19. Large Signal Settling Time




Figure 20. Reference Multiplying Bandwidth




Figure 21. Integral Nonlinearity Error vs. Reference Voltage




Figure 22. Long-Term Drift Accelerated by Burn-In




Figure 23. Shutdown Recovery Time




Figure 24. Shutdown Current vs. Temperature




Figure 25. AD7392 Differential Nonlinearity Error vs. Code




Figure 26. AD7393 Differential Nonlinearity Error vs. Code

THEORY OF OPERATION

The AD7392/AD7393 comprise a set of pin-compatible, 12-/10bit digital-to-analog converters (DACs). These single-supply operation devices consume less than 100 µA of current while operating from 2.7 V to 5.5 V power supplies, making them ideal for battery-operated applications. They contain a voltageswitched, 12-/10-bit, laser-trimmed DAC; rail-to-rail output op amps; and a parallel input DAC register. The external reference input has constant input resistance independent of the digital code setting of the DAC. In addition, the reference input can be tied to the same supply voltage as VDD, resulting in a maximum output voltage span of 0 V to VDD. The parallel data interface consists of a CS write strobe and 12 data bits (D0 to D11) if utilizing the AD7392 or 10 data bits (D0 to D9) if utilizing the AD7393. An RS pin is available to reset the DAC register to zero scale. This function is useful for power-on reset or system failure recovery to a known state. Additional power savings are accomplished by activating the SHDN pin, resulting in a 1.5 μA maximum consumption sleep mode. While the supply voltage is on, data is retained in the DAC register to reset the DAC output when the part is taken out of shutdown ($\overline{SHDN} = 1$).

DIGITAL-TO-ANALOG CONVERTERS

The voltage switched R-2R DAC generates an output voltage that depends on the external reference voltage connected to the V_{REF} pin according to Equation 1.

$$V_{OUT} = V_{REF} \times \frac{D}{2^N} \tag{1}$$

where:

D is the decimal data-word loaded into the DAC register. N is the number of bits of DAC resolution.

If the 10-bit AD7393 uses a 2.5 V reference, Equation 1 becomes

$$V_{OUT} = 2.5 \times \frac{D}{1024} \tag{2}$$

Using Equation 2, the nominal midscale voltage at V_{OUT} is 1.25 V, for D = 512; full-scale voltage is 2.497 V. The LSB step size is $2.5 \times 1/1024 = 0.0024$ V.

If the 12-bit AD7392 uses a 5.0 V reference, Equation 1 becomes

$$V_{OUT} = V_{REF} \times \frac{D}{4096} \tag{3}$$

Using Equation 3, the AD7392 provides a nominal midscale voltage of 2.50 V (for D = 2048) and a full-scale V_{OUT} of 4.998 V. The LSB step size is $5.0 \times 1/4096 = 0.0012$ V.

AMPLIFIER SECTION

The internal DACs output is buffered by a low power consumption precision amplifier. The op amp has a 60 µs typical settling time to 0.1% of full scale. There are slight differences in settling time for negative slew signals vs. positive. Also, negative transition settling time to within the last 6 LSBs of 0 V has an extended settling time. The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 27 shows an equivalent output schematic of the rail-to-rail amplifier with its N-channel pull-down FETs that pull an output load directly to GND. The output sourcing current is provided by a P-channel, pull-up device that can source current-to-GND terminated loads.




Figure 27. Equivalent Analog Output Circuit

The rail-to-rail output stage provides ± 1 mA of output current. The N-channel output pull-down MOSFET, shown in Figure 27, has a 35 Ω on resistance that sets the sink current capability near ground. In addition to resistive load driving capability, the amplifier also has been carefully designed and characterized for up to 100 pF capacitive load driving capability.

REFERENCE INPUT

The reference input terminal has a constant input resistance independent of digital code, which results in reduced glitches on the external reference voltage source. The high 2.5 M Ω input resistance minimizes power dissipation within the AD7392/ AD7393 DACs. The V_{REF} input accepts input voltages ranging from ground to the positive supply voltage V_{DD}. One of the simplest applications for saving an external reference voltage source is connecting the REF terminal to the positive V_{DD} supply. This connection results in a rail-to-rail voltage output span maximizing the programmed range. The reference input accepts ac signals as long as they stay within the 0 V < V_{REF} < V_{DD} supply voltage range. The reference bandwidth and integral nonlinearity error performance are plotted in Figure 20 and Figure 21. The ratiometric reference feature makes the AD7392/ AD7393 an ideal companion to ratiometric analog-to-digital converters (ADCs) such as the AD7896.

POWER SUPPLY

The very low power consumption of the AD7392/AD7393 is a direct result of a circuit design that optimizes the CBCMOS process. By using the low power characteristics of CMOS for the logic and the low noise, tight-matching of the complementary bipolar transistors, excellent analog accuracy is achieved. One advantage of the rail-to-rail output amplifiers used in the AD7392/AD7393 is the wide range of usable supply voltage. The part is fully specified and tested for operation from 2.7 V to 5.5 V.




Figure 28. Use Separate Traces to Reduce Power Supply Noise

Whether or not a separate power supply trace is available, generous supply bypassing reduces supply line induced errors. Local supply bypassing, consisting of a 10 μ F tantalum electrolytic in parallel with a 0.1 μ F ceramic capacitor, is recommended for all applications (see Figure 29).




Figure 29. Recommended Supply Bypassing for the AD7392/AD7393

INPUT LOGIC LEVELS

All digital inputs are protected with a Zener-type ESD protection structure that allows logic input voltages to exceed the $V_{\rm DD}$ supply voltage (see Figure 30). This feature is useful if the user is driving one or more of the digital inputs with a 5 V CMOS logic input voltage level while operating the AD7392/AD7393 on a 3 V power supply. If this interface is used, make sure that the $V_{\rm OL}$ of the 5 V CMOS meets the $V_{\rm IL}$ input requirement of the AD7392/AD7393 operating at 3 V. See Figure 12 for a graph of digital logic input threshold vs. operating $V_{\rm DD}$ supply voltage.





Figure 30. Equivalent Digital Input ESD Protection

To minimize power dissipation from input logic levels that are near the $V_{\rm IH}$ and $V_{\rm IL}$ logic input voltage specifications, a Schmitt-trigger design was used that minimizes the input buffer current consumption compared to traditional CMOS input stages. Figure 11 is a plot of supply current vs. incremental input voltage, showing that negligible current consumption takes place when logic levels are in their quiescent state. The normal crossover current still occurs during logic transitions. A secondary advantage of this Schmitt trigger is the prevention of false triggers that would occur with slow moving logic transitions when a standard CMOS logic interface or opto-isolators are used. Logic inputs D11 to D0, $\overline{\text{CS}}$, $\overline{\text{RS}}$, and $\overline{\text{SHDN}}$ all contain the Schmitt-trigger circuits.

DIGITAL INTERFACE

The AD7392/AD7393 have a parallel data input. A functional block diagram of the digital section is shown in Figure 31, while Table 6 contains the truth table for the logic control inputs. The chip select pin $\overline{(CS)}$ controls loading of data from the data inputs on Pin D11 to Pin D0. This active low input places the input register into a transparent state allowing the data inputs to directly change the DAC ladder values. When \overline{CS} returns to logic high within the data setup-and-hold time specifications, the new value of data in the input register are latched. See Table 6 for a complete listing of conditions.



rigure 31. Digital Control Et

Table 6. Control Logic Truth Table

CS	RS	DAC Register Function
Н	HY.	Latched
LVV	H	Transparent
↑ ¹	H	Latched with new data
X^2	Loo	Loaded with all zeros
H	↑1	Latched all zeros

 $^{^{1}\}uparrow$ = Positive logic transition.

 $^{^{2}}$ X = Don't care.

RESET PIN (RS)

Forcing the asynchronous $\overline{\text{RS}}$ pin low sets the DAC register to all 0s, so the DAC output voltage is 0 V. The reset function is useful for setting the DAC outputs to 0 at power-up or after a power supply interruption. Test systems and motor controllers are two of many applications that benefit from powering up to a known state. The external reset pulse can be generated by three methods:

- The microprocessor's power-on RESET signal
- An output from the microprocessor
- An external resistor and capacitor

RESET has a Schmitt-trigger input, which results in a clean reset function when using external resistor-/capacitor-generated pulses (see Table 6).

POWER SHUTDOWN (SHDN)

Maximum power savings can be achieved by using the power shutdown control function. This hardware-activated feature is controlled by the active low input SHDN pin. This pin has a Schmitt-trigger input that helps desensitize it to slowly changing inputs. Setting this pin to logic low reduces the internal consumption of the AD7392/AD7393 to nanoamp levels, guaranteed to 1.5 µA maximum over the operating temperature range. If power is present at all times on the V_{DD} pin while in shutdown mode, the internal DAC register retains the last programmed data value. The digital interface is still active in shutdown so that code changes can be made that produce new DAC settings when the device is taken out of shutdown. This data is used when the part is returned to the normal active state by placing the DAC back to its programmed voltage setting. Figure 23 shows a plot of shutdown recovery time with both I_{DD} and V_{OUT} displayed. In the shutdown state, the DAC output amplifier exhibits an open-circuit high resistance state. Any load that is connected stabilizes at its termination voltage. If the power shutdown feature is not needed, the user should tie the SHDN pin to the V_{DD} voltage to disable this function.

UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7392. The AD7392 is designed to drive loads as low as 5 k Ω in parallel with 100 pF (see Figure 32). The code table for this operation is shown in Table 7.

The circuit can be configured with an external reference plus power supply or powered from a single dedicated regulator or reference depending on the application performance requirements.




Figure 32. AD7392 Unipolar Output Operation

Table 7. Unipolar Code Table

DAC Register No.		100Y.C TIV
Hexadecimal	Decimal	Output Voltage (V), V _{REF} = 2.5 V
0xFFF	4095	2.4994
0x801	2049	1.2506
0x800	2048	1.2500
0x7FF	2047	1.2494
0x000	0	0 M 100 Y

BIPOLAR OUTPUT OPERATION

Although the AD7393 is designed for single-supply operation, the output can be easily configured for bipolar operation. A typical circuit is shown in Figure 33. This circuit uses a clean, regulated 5 V supply for power, which also provides the circuit's reference voltage. Since the AD7393 output span swings from ground to very near 5 V, it is necessary to choose an external amplifier with a common-mode input voltage range that extends to its positive supply rail. The micropower consumption OP196 is designed just for this purpose and results in only 50 µA of maximum current consumption. Connecting the two 470 k Ω resistors results in a differential amplifier mode of operation with a voltage gain of 2, which produces a circuit output span of 10 V, that is, -5 V to +5 V. As the DAC is programmed from zero-code 0x000 to midscale 0x200 to full scale 0x3FF, the circuit output voltage, Vo, is set at -5 V, 0 V, and +5 V (minus 1 LSB). The output voltage, Vo, is coded in offset binary according to Equation 4.

$$V_O = \left[\frac{D}{512} - 1\right] \times 5 \tag{4}$$

where *D* is the decimal code loaded in the AD7393 DAC register.

Note that the LSB step size is 10/1024 = 10 mV. This circuit is optimized for micropower consumption including the $470 \text{ k}\Omega$ gain setting resistors, which should have low temperature coefficients to maintain accuracy and matching (preferably the same resistor material, such as metal film).

If better stability is required, the power supply may be substituted with a precision reference voltage such as the low dropout REF195, which can easily supply the circuit's 162 μA of current, and still provide additional power for the load connected to Vo. The micropower REF195 is guaranteed to source 10 mA output drive current, but consumes only 50 μA internally.

If higher resolution is required, the AD7392 can be used with two additional bits of data inserted into the software coding, which results in a 2.5 mV LSB step size. Table 8 shows examples of nominal output voltages ($V_{\rm O}$) provided by the bipolar operation circuit application.





Figure 33. Bipolar Output Operation

Table 8. Bipolar Code Table

DAC Register No.		1001.
Hexadecimal	Decimal	Analog Output Voltage (V)
0x3FF	1023	+4.9902
0x201	513	+0.0097
0x200	512	0.0000
0x1FF	511	-0.0097
0x000	0	-5.0000


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 34. 20-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-20) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-013-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 20-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-20) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

WA: 100X.COM.

WWW.I

IN.100Y.COM

COM.TW

Model	Resolution (Bits)	Temperature Range	Package Description	Package Option
AD7392AN	12	−40°C to +85°C	20-Lead PDIP	N-20
AD7392ANZ ¹	12	-40°C to +85°C	20-Lead PDIP	N-20
AD7392AR	12	-40°C to +85°C	20-Lead SOIC_W	RW-20
AD7392AR-REEL	12	-40°C to +85°C	20-Lead SOIC_W	RW-20
AD7392ARZ ¹	12	-40°C to +85°C	20-Lead SOIC_W	RW-20
AD7392ARZ-REEL ¹	12	-40°C to +85°C	20-Lead SOIC_W	NW-20
AD7393AN	10	-40°C to +85°C	20-Lead PDIP	N-20
AD7393AR	10	-40°C to +125°C	20-Lead SOIC_W	RW-20
AD7393ARZ ¹	10	-40°C to +125°C	20-Lead SOIC_W	RW-20

MW.100Y.COM.

WWW

M. 100X.CO.

V.COM.TW

COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

W.100Y.COM.TW

¹ Z = RoHS Compliant Part. WWW.100Y.COM. WWW.100

AD7392/AD73	93
-------------	----

M.100X.COM.,

MMM.IO

WWW.100

100X.COM

WWW.100Y.COM.

COM.TW

H.COM.TW

EMAN: 100X.COMP

MMM.To.

WWWI

WW.100Y.COM

WWW.100Y.COM.

N.COM.TW

OM.TW

NOTES WWW.100Y.COM.TW WW.100Y.C

W.10

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

W.COM.TW

Http://www. 100y. com. tw

NOTES WWW.100Y.COM.TW

WI.MC

M. 100 X. COMP.

MMM.To.

MMM.100

W.100Y.COM

WWW.100Y.COM.

COM.TW

I.COM.TW

M. 100X.COM.

MMM.10

WWW.

WW.100Y.COM

WWW.100Y.COM

X.COM.TW

COM.TW

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.CO?

WWW.100Y.COM.TW

100X.COM.TW

AD7	392/	AD7	393
-----	------	-----	-----

N. 100X.COM.

WWW.100

WWW.I

W.100Y.COM

WWW.100Y.COM.

COM.TW

T.MOT

TAM.100X.COM

MMM.I

M. 100 Y. CO.

WWW.100Y.COM

V.COM.TW

COM.TW

NOTES WWW.100Y.COM.TW

W.10

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WW.100Y.COP



COM.TW