

CMOS 8-Bit Buffered Multiplying DAC

AD7524

FEATURES

Microprocessor Compatible (6800, 8085, Z80, Etc.)
TTL/CMOS Compatible Inputs
On-Chip Data Latches
Endpoint Linearity
Low Power Consumption
Monotonicity Guaranteed (Full Temperature Range)
Latch Free (No Protection Schottky Required)

APPLICATIONS

Microprocessor Controlled Gain Circuits
Microprocessor Controlled Attenuator Circuits
Microprocessor Controlled Function Generation
Precision AGC Circuits
Bus Structured Instruments

GENERAL DESCRIPTION

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.

Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8 LSB with a typical power dissipation of less than 10 milliwatts.


A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5 V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5~V to +15~V, the AD7524 interfaces directly to most microprocessor buses or output ports.

Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FUNCTIONAL BLOCK DIAGRAM



ORDERING GUIDE

Model ¹	Temperature Range	Nonlinearity (V _{DD} = +15 V)	Package Option ²	
AD7524JN	-40°C to +85°C	±1/2 LSB	N-16	
AD7524KN	-40°C to +85°C	±1/4 LSB	N-16	
AD7524LN	-40°C to +85°C	±1/8 LSB	N-16	
AD7524JP	-40°C to +85°C	±1/2 LSB	P-20A	
AD7524KP	-40°C to +85°C	±1/4 LSB	P-20A	
AD7524LP	-40°C to +85°C	±1/8 LSB	P-20A	
AD7524JR	-40°C to +85°C	±1/2 LSB	R-16A	
AD7524AQ	-40°C to +85°C	±1/2 LSB	Q-16	
AD7524BQ	-40°C to +85°C	±1/4 LSB	Q-16	
AD7524CQ	-40°C to +85°C	±1/8 LSB	Q-16	
AD7524SQ	-55°C to +125°C	±1/2 LSB	Q-16	
AD7524TQ	-55°C to +125°C	±1/4 LSB	Q-16	
AD7524UQ	-55°C to +125°C	±1/8 LSB	Q-16	
AD7524SE	-55°C to +125°C	±1/2 LSB	E-20A	
AD7524TE	-55°C to +125°C	±1/4 LSB	E-20A	
AD7524UE	-55°C to +125°C	±1/8 LSB	E-20A	

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD) see DESC drawing #5962-87700.

 2 E = Leadless Ceramic Chip Carrier: N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

REV. B

$\label{eq:control_loss} AD7524 - SPECIFICATIONS (V_{REF} = +10 \text{ V}, V_{OUT1} = V_{OUT2} = 0 \text{ V}, \text{ unless otherwise noted)}$

Parameter	$\begin{array}{c} \text{Limit,} \\ V_{DD} = +5 \text{ V} \end{array}$	$T_A = +25^{\circ}C$ $V_{DD} = +15 V$	Limit, V _{DD} = 5 V	T_{MIN}, T_{MAX}^{1} $V_{DD} = +15 V$	Units	Test Conditions/Comments
STATIC PERFORMANCE	WWW	1.100	OM	W.	MAN	ON CONTRACTOR
Resolution	8	8	8	8	Bits	COM
Relative Accuracy	1.1/0	1.1/0	1.1/0	1.1/0	I CD	ANY CONTRACTOR
J, A, S Versions	±1/2	±1/2	±1/2	±1/2	LSB max	Jan COM.
K, B, T Versions L, C, U Versions	±1/2	±1/4	±1/2 ±1/2	±1/4	LSB max	TY TY
	±1/2	±1/8		±1/8	LSB max	N. Jos.
Monotonicity Gain Error ²	Guaranteed ±2 1/2	Guaranteed ±1 1/4	Guaranteed ±3 1/2	Guaranteed ±1 1/2	LSB max	TY TO THE
Average Gain TC ³	±2 1/2 ±40	±1 1/4 ±10	±3 1/2 ±40	±1 1/2 ±10	ppm/°C	Gain TC Measured from +25°C to
Average Galli TC	140	±10	140	±10	ppin/ C	T _{MIN} or from +25°C to T _{MAX}
DC Supply Rejection, 3 Δ Gain/ Δ V _{DD}	0.08	0.02	0.16	0.04	% FSR/% max	$\Delta V_{DD} = \pm 10\%$
De supply rejection, Adam/Avap	0.002	0.001	0.01	0.005	% FSR/% typ	∆ V DD - ±1070
Output Leakage Current	0.002	0.001	0.01	0.000	/or Bla /o typ	M. In COM.
I _{OUT1} (Pin 1)	±50	±50	±400	±200	nA max	DB0-DB7 = 0 V; \overline{WR} , \overline{CS} = 0 V; V_{REF} = ±10 V
I _{OUT2} (Pin 2)	±50	±50	±400	±200	nA max	DB0-DB7 = V_{DD} ; \overline{WR} , $\overline{CS} = 0 \text{ V}$; $V_{REF} = \pm 10 \text{ V}$
	200	200	_100	==00	III I IIIUX	BBO BBI - VDD, WIL, GB - 0 V, VREF - 110 V
DYNAMIC PERFORMANCE	1.	1	N 100	COM.		COM.
Output Current Settling Time ³	100	050	500	250	KN	OUT 1 1 100 O C 10 E. WD CS
(to 1/2 LSB)	400	250	500	350	ns max	OUT1 Load = 100Ω , $C_{EXT} = 13 \text{ pF}$; \overline{WR} , $\overline{CS} = 10 \Omega$
AC Feedthrough ³	-31	- 1	111.	A.Co.	TV	0 V; DB0-DB7 = 0 V to V_{DD} to 0 V.
0	0.05	0.05	0.501 101	05 -01	% FSR max	V +10 V 100 HI- Ch., W DD0 DD7
at OUT1	0.25	0.25	0.5	0.5		$V_{REF} = \pm 10 \text{ V}$, 100 kHz Sine Wave; DB0-DB7 = 0 V; \overline{WR} , \overline{CS} = 0 V
at OUT2	0.25	0.25	0.5	0.5	% FSR max	0 V; WR, CS = 0 V
REFERENCE INPUT	The same			- CO		WWW COLLEGE TW
R _{IN} (Pin 15 to GND) ⁴	5	5	5	5	kΩ min	CONT.
	20	20	20	20	kΩ max	
ANALOG OUTPUTS			111	100 1.		1. 100 COW. 1.
Output Capacitance ³	LON.	ON]	- XI V V V	· C	DEV	WWW COV.CO
\dot{C}_{OUT1} (Pin 1)	120	120	120	120	pF max	DB0-DB7 = V_{DD} ; \overline{WR} , $\overline{CS} = 0 \text{ V}$
C _{OUT2} (Pin 2)	30	30	30	30	pF max	BD)
C _{OUT1} (Pin 1)	30	30	30	30	pF max	DB0-DB7 = 0 V; \overline{WR} , \overline{CS} = 0 V
C _{OUT2} (Pin 2)	120	120	120	120	pF max	N NIN W. CO.
DIGITAL INPUTS	7.	J. A.	- 74	×11003		Non- and and
Input HIGH Voltage Requirement	-7 CON		- 11		L CON	MIN WIN ON CO.
V _{IH}	+2.4	+13.5	+2.4	+13.5	V min	W 100 - 01
Input LOW Voltage Requirement	T4.4	T13.3	⊤2.4	+13.3	VIIIII	TIN W. OV.CO.
V _{IL}	+0.8	+1.5	+0.5	+1.5	V max	J. M. J. 100 r.
Input Current	70.0	71.3	+0.5	T1.5	Villax	TIN TIN W. CC
I _{IN}	±1	±1	±10	±10	μA max	$V_{IN} = 0 \text{ V or } V_{DD}$
Input Capacitance ³	15.0	Q.Z.	10	110	μα max	VIN = 0 V OI VDD
DB0-DB7	5	5	5	5	pF max	$V_{IN} = 0 \text{ V}$
\overline{WR} , \overline{CS}	20	20	20	20	pF max	$V_{IN} = 0 V$ $V_{IN} = 0 V$
	20	20	20	20	pr mux	VIIN — V V
SWITCHING CHARACTERISTICS	W.70	COM			*1 C!	C TI LADI
Chip Select to Write Setup Time ⁵	1			1/1/1/1	-1100 X.	See Timing Diagram
t _{CS}	170	100	000	100	N.10	$t_{WR} = t_{CS}$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	1 TW W 100
AD7524S, T, U	170	100	240	150	ns min	COMP.
Chip Select to Write Hold Time	111			1/1/1	1007	CONTA MANATO
t _{CH}	0-131/1	0 00				COM.
All Grades	0	0	0	0	ns min	L.C. TIN WIT
Write Pulse Width	TXN.	00	Mir	,	TAIN . LUV	1. GON 30 - TONNO
t _{WR}	170	100	220	120	NNY A	$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	COMP
AD7524S, T, U	170	100	240	150	ns min	MY.CO CTW
Data Setup Time	7	1100	TOM.		L.W.T	COMP
t _{DS}	125	60	170	90	na m:-	TW TW
AD7524J, K, L, A, B, C	135	60	170	80	ns min	In. COMP.
AD7524S, T, U	135	60	170	100	ns min	. O.Y.
Data Hold Time	14.	100°	Mos	7	- 1	100
t _{DH} All Grades	10	10	10	10	ns min	
	10	10	10	10	113 111111	
POWER SUPPLY	1	2	2	2	mA max	All Digital Inputs V_{II} or V_{IH}
$I_{ m DD}$	1 100	100	500	500	μA max	All Digital Inputs V _{IL} or V _{IH} All Digital Inputs 0 V or V _{DD}
			LUUU	1 000	I WA IIIAX	LOU LUEUR HUUUS V V UL VDD

NOTES

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

¹Temperature ranges as follows: J, K, L versions: -40°C to +85°C A, B, C versions: -40°C to +85°C S, T, U versions: -55°C to +125°C

 $^{^2}$ Gain error is measured using internal feedback resistor. Full-Scale Range (FSR) = V_{REF} .

³Guaranteed not tested.

⁴DAC thin-film resistor temperature coefficient is approximately –300 ppm/°C.

⁵AC parameter, sample tested @ +25°C to ensure conformance to specification.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

7 V
5 V
5 V
3 V
3 V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Power Dissipation (Any Package)	
To +75°C	$\dots \dots \dots 450 \ mW$
Derates above 75°C by	6 mW/°C
Operating Temperature	
Commercial (J, K, L)	\sim -40°C to +85°C
Industrial (A, B, C)	
Extended (S, T, U)	55°C to +125°C
Storage Temperature	
Lead Temperature (Soldering, 10 secs)	+300°C

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7524 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TERMINOLOGY

RELATIVE ACCURACY: A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire V_{REF} range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2^{-n}) (V_{REF}). A bipolar converter of n bits has a resolution of $[2^{-(n-1)}]$ [V_{REF}]. Resolution in no way implies linearity.

GAIN ERROR: Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured


with all 1s in the DAC after offset error has been adjusted out and is expressed in LSBs. Gain Error is adjustable to zero with an external potentiometer.

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

PIN CONFIGURATIONS



REV. B –3–

CIRCUIT DESCRIPTION CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Functional Diagram

EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source $I_{\rm LEAKAGE}$ is composed of surface and junction leakages to the substrate

while the $\frac{1}{256}$ current source represents a constant 1-bit cur-

rent drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120 pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30 pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120 pF appears at that terminal.




Figure 2. AD7524 DAC Equivalent Circuit—All Digital Inputs Low

INTERFACE LOGIC INFORMATION MODE SELECTION

AD7524 mode selection is controlled by the \overline{CS} and \overline{WR} inputs.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WRITE MODE

When \overline{CS} and \overline{WR} are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activity at the DB0-DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.

HOLD MODE


When either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0–DB7 prior to $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assuming the HIGH state.

MODE SELECTION TABLE

CS	WR	Mode	DAC Response
Lo	LL	Write	DAC responds to data bus (DB0-DB7) inputs.
H.C	X	Hold	Data bus (DB0–DB7) is Locked Out:
X	OH TO	Hold	DAC holds last data present when WR or CS assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

WRITE CYCLE TIMING DIAGRAM



- $V_{DD} = +15V$, $t_r = t_f = 40ns$.
- 2. Timing Measurement Reference level is $\frac{V_{IH} + V_{IL}}{2}$
- 3. t_{DS} + t_{DH} is approximately constant at 145ns min at \pm 25° C, V_{DD} = \pm 5V and t_{wr} = 170ns min. The AD7524 is specified for a minimum t_{DH} of 10ns, however, in applications where t_{DH} > 10ns, t_{DS} may be reduced accordingly up to the limit t_{DS} = 65ns, t_{DH} = 80ns.




Figure 3. Supply Current vs. Logic Level Typical plots of supply current, I_{DD} , versus logic input voltage, V_{IN} , for V_{DD} = +5 V and V_{DD} = +15 V are shown above.

-4-

ANALOG CIRCUIT CONNECTIONS




Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)

Table I. Unipolar Binary Code Table

Digital Input MSB LSB	Analog Output
1111 1111	-V _{REF} (255/256)
1000 0001	$-V_{REF}$ (129/256)
1000 0000	$-V_{REF}$ (128/256) = $-V_{REF}$ /2
0111 1111	$-V_{REF}$ (127/256)
0000 0001	$-V_{REF}$ (1/256)
0000 0000	$-V_{REF} (0/256) = 0$

Note: $1 \text{ LSB} = (2^{-8})(V_{REF}) = 1/256 (V_{REF})$

MICROPROCESSOR INTERFACE




Figure 6. AD7524/8085A Interface




Figure 5. Bipolar (4-Quadrant) Operation

Table II. Bipolar (Offset Binary) Code Table

Digital Input MSB LSB	Analog Output	
1111 1111	+V _{REF} (127/128)	
1000 0001	$+V_{REF}(1/128)$	
1000 0000	O OV.COM	
0111 1111	$-V_{REF}$ (1/128)	
0000 0001	-V _{REF} (127/128)	
0000 0000	-V _{REF} (128/128)	

Note: 1 LSB = $(2^{-7})(V_{REF}) = 1/128 (V_{REF})$




Figure 7. AD7524/MC6800 Interface

REV. B _5-

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

WWW.100Y.COM.TW





Figure 8. WWW.100Y.COM.TV

-6-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


20-Terminal Ceramic Leadless Chip Carrier (E-20A)




20-Lead Plastic Leadless Chip Carrier (PLCC) (P-20A)




16-Lead Plastic DIP (Narrow) (N-16)



16-Lead Cerdip (Q-16)



16-Lead Narrow-Body (SOIC) (R-16A)



REV. B –7–