# 14－Bit ADCs，150ksps，3．3V Single Supply 


#### Abstract

General Description The MAX1144／MAX1145 are 150ksps，14－bit ADCs． These serially interfaced ADCs connect directly to SPI ${ }^{\text {TM }}$, QSPI $^{\text {TM }}$ ，and MICROWIRE ${ }^{\text {TM }}$ devices without external logic．They combine an input scaling network， internal track／hold，clock，and three general－purpose digital output pins（for external multiplexer or PGA con－ trol）in a 20－pin SSOP package．The excellent dynamic performance（THD $\geq 90 \mathrm{~dB}$ ），high speed（150ksps in bipolar mode），and low power（ 8.0 mA ）of these ADCs make them ideal for applications such as industrial process control，instrumentation，and medical applica－ tions． The MAX1144 accepts input signals of 0 to +6 V （unipo－ lar）or $\pm 6 \mathrm{~V}$（bipolar），while the MAX1145 accepts input signals of 0 to +2.048 V （unipolar）or $\pm 2.048 \mathrm{~V}$（bipolar）． Operating from a single 3.135 V to 3.465 V analog digital supply，powerdown modes reduce current consump－ tion to 0.15 mA at 10 ksps and further reduce supply current to less than $20 \mu \mathrm{~A}$ slower data rates． A serial strobe output（SSTRB）allows direct connection to the TMS320 family digital－signal processors．The MAX1144／MAX1145 user can select either the internal clock or an external serial－interface clock for the ADC to perform analog－to－digital conversions． The MAX1144／MAX1145 feature internal calibration cir－ cuitry to correct linearity and offset errors．On－demand calibration allows the user to optimize performance． Three user－programmable logic outputs are provided for the control of an 8－channel mux or PGA． The MAX1144／MAX1145 are available in a 20－pin SSOP package and are fully specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range．


Applications
Industrial Process Control
Industrial I／O Modules
Data－Acquisition Systems
Medical Instruments
Portable and Battery－Powered Equipment

Functional Diagram and Typical Application Circuit appear at end of data sheet．

SPI and QSPI are trademarks of Motorola，Inc．
MICROWIRE is a trademark of National Semiconductor，Corp．

| 150ksps（Bipolar）and 125ksps（Unipolar） Sampling ADC |  |  |  |
| :---: | :---: | :---: | :---: |
| －14 Bits，No Missing Codes |  |  |  |
| －1LSB INL Guaranteed |  |  |  |
| －－100dB THD |  |  |  |
| －3．3V Single－Supply Operation |  |  |  |
| －Low－Power Operation 5mA typ（Unipolar Mode） |  |  |  |
| －1．2 ${ }^{\text {A }}$ A Shutdown Mode |  |  |  |
| －Software－Configurable Unipolar and Bipolar Input Ranges |  |  |  |
| 0 to +6 V and $\pm 6 \mathrm{~V}$（MAX1144） |  |  |  |
| 0 to +2.048 V and $\pm 2.048 \mathrm{~V}$（MAX1145） |  |  |  |
| －Internal or External Clock |  |  |  |
| －SPI／QSPI／MICROWIRE TMS320－Compatible Serial Interface |  |  |  |
| －Three User－Programmable Logic Outputs |  |  |  |
| －Small 20－Pin SSOP Package |  |  |  |
| Ordering Information |  |  |  |
| PART | TEMP RANGE | PIN－ PACKAGE | $\begin{aligned} & \text { INL } \\ & \text { (LSB) } \end{aligned}$ |
| MAX1144ACAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX1144BCAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 2$ |
| MAX1144AEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX1144BEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 2$ |

Ordering Information continued at end of data sheet．
Pin Configuration


## 14-Bit ADCs, 150ksps, 3.3V Single Supply

## ABSOLUTE MAXIMUM RATINGS



| Operating Temperature Ranges |  |
| :---: | :---: |
| MAX114_CAP. | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX114__EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range ..........................-60 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Junction Temperature ... | $\ldots+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
-
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{A} \mathrm{V}_{\mathrm{DD}}=\mathrm{DV} V_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$, fSCLK $=3.6 \mathrm{MHz}$, external clock ( $50 \%$ duty cycle), 24 clocks/conversion ( 150 ksps ), bipolar input, $\mathrm{V}_{\mathrm{REF}}=$ 2.048V, CREF $=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {CREF }}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 14-Bit ADCs, 150ksps, 3.3V Single Supply

## ELECTRICAL CHARACTERISTICS (continued)

( $A V_{D D}=\operatorname{DV} D=3.3 \mathrm{~V} \pm 5 \%$, fSCLK $=3.6 \mathrm{MHz}$, external clock ( $50 \%$ duty cycle), 24 clocks/conversion ( 150 ksps ), bipolar input, $\mathrm{V}_{\mathrm{REF}}=$ 2.048V, CREF $=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {CREF }}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 14-Bit ADCs, 150ksps, 3.3V Single Supply

## ELECTRICAL CHARACTERISTICS (continued)

(AVDD $=\operatorname{DV} V_{D D}=3.3 \mathrm{~V} \pm 5 \%$, fsCLK $=3.6 \mathrm{MHz}$, external clock ( $50 \%$ duty cycle), 24 clocks/conversion ( 150 ksps ), bipolar input, $\mathrm{V}_{\text {REF }}=$ 2.048V, CREF $=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {CREF }}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. )

| PARAMETER | SYMBOL | CONDITIONS | MIN |  | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Hysteresis | V HYST |  |  | 0.2 |  | V |
| Input Capacitance | CIN |  |  | 10 |  | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=0.5 \mathrm{~mA}$ | $\begin{gathered} \hline \mathrm{DV} V_{\mathrm{DD}} \\ 0.5 \end{gathered}$ |  |  | V |
| Output Low Voltage | Vol | ISINK $=5 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | ISINK $=16 \mathrm{~mA}$ |  |  | 0.8 |  |
| Three-State Leakage Current | IL | $\overline{C S}=\mathrm{DV}_{\text {DD }}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Three-State Output Capacitance |  | $\overline{\mathrm{CS}}=\mathrm{DV} \mathrm{DD}$ |  | 10 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Analog Supply | $A V_{\text {DD }}$ |  | 3.135 | 3.3 | 3.465 | V |
| Digital Supply | DV ${ }_{\text {DD }}$ |  | 3.135 | 3.3 | 3.465 | V |
| Analog Supply Current | Ianalog | Unipolar mode |  | 3.9 | 8 | mA |
|  |  | Bipolar mode |  | 7 | 11 |  |
|  |  | $\overline{\text { SHDN }}=0$, or software power-down mode |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Digital Supply Current | IdIGITAL | Unipolar or bipolar mode |  | 1 | 2 | mA |
|  |  | $\overline{\text { SHDN }}=0$, or software power-down mode |  | 1.1 | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection Ratio (Note 8) | PSRR | $A V_{D D}=\mathrm{DV}_{\mathrm{DD}}=3.135 \mathrm{~V}$ to 3.465 V |  | 65 |  | dB |

## TIMING CHARACTERISTICS (Figures 5 and 6)

( $A V_{D D}=D V_{D D}=3.3 V \pm 5 \%, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN to SCLK Setup | tDS |  | 50 |  |  | ns |
| DIN to SCLK Hold | tDH |  |  |  | 0 | ns |
| SCLK to DOUT Valid | tDO |  |  |  | 70 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | tDV | CLOAD $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\overline{C S}}$ Rise to DOUT Disable | tTR | CLOAD $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\mathrm{CS}}$ to SCLK Rise Setup | tcss |  | 100 |  |  | ns |
| $\overline{\mathrm{CS}}$ to SCLK Rise Hold | tcSH |  | 0 |  |  | ns |
| SCLK High Pulse Width | tch |  | 120 |  |  | ns |
| SCLK Low Pulse Width | tCL |  | 120 |  |  | ns |
| SCLK Fall to SSTRB | tSSTRB | CLOAD $=50 \mathrm{pF}$ |  |  | 80 | ns |
| $\overline{\text { CS }}$ Fall to SSTRB Enable | tSDV | CLOAD $=50 \mathrm{pF}$, external clock mode |  |  | 80 | ns |
| $\overline{\overline{C S}}$ Rise to SSTRB Disable | tSTR | CLOAD $=50 \mathrm{pF}$, external clock mode |  |  | 80 | ns |
| SSTRB Rise to SCLK Rise | tsck | Internal clock mode | 0 |  |  | ns |
| $\overline{\mathrm{RST}}$ Pulse Width | tRS |  | 278 | 70 |  | ns |

## 14-Bit ADCs, 150ksps, 3.3V Single Supply

## TIMING CHARACTERISTICS (Figures 5 and 6) (continued)

$\left(A V_{D D}=D V_{D D}=3.3 V \pm 5 \%, T_{A}=T_{\text {MIN }}\right.$ to $T_{M A X}$, unless otherwise noted. $)$
Note 1: Tested at $A V_{D D}=D V_{D D}=3.3 \mathrm{~V}$, bipolar input mode.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and offset error have been nullified.
Note 3: Offset nullified.
Note 4: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has $50 \%$ duty cycle. Includes the acquisition time.
Note 5: Acquisition time is 5 clock cycles in short acquisition mode and 13 clock cycles in long acquisition mode.
Note 6: Performance is limited by the converter's noise floor, typically $300 \mu \mathrm{~V}$ P-p.
Note 7: When an external reference has a different voltage than the specified typical value, the full scale of the ADC scales proportionally.
Note 8: Defined as the change in positive full scale caused by a $\pm 5 \%$ variation in the nominal supply voltage.

Typical Operating Characteristics
(MAX1144/MAX1145, AVDD $=$ DVDD $=3.3 \mathrm{~V}$, fSCLK $=3.6 \mathrm{MHz}$, external clock ( $50 \%$ duty cycle), 24 clocks/conversion (150ksps), bipolar input, REF $=2.048 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ on REF, $1 \mu \mathrm{~F}$ on CREF, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 14-Bit ADCs, 150ksps, 3.3V Single Supply

(MAX1144/MAX1145, AVDD $=D V_{D D}=3.3 V$, fSCLK $=3.6 \mathrm{MHz}$, external clock ( $50 \%$ duty cycle), 24 clocks/conversion (150ksps), bipolar input, REF $=2.048 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ on REF, $1 \mu \mathrm{~F}$ on $\mathrm{CREF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 14-Bit ADCs, 150ksps, 3.3V Single Supply

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | REF | ADC Reference Input. Connect a 2.048 V voltage source to REF. Bypass REF to AGND with $4.7 \mu$ F capacitor. |
| 2 | AVDD | Analog Supply. Connect to pin 4. |
| 3 | AGND | Analog Ground. This is the primary analog ground (star ground). |
| 4 | AVDD | Analog Supply, $3.3 \mathrm{~V} \pm 5 \%$. Bypass $A V \mathrm{DD}$ to AGND (pin 3) with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 5 | DGND | Digital Ground |
| 6 | $\overline{\text { SHDN }}$ | Shutdown Control Input. Drive $\overline{\text { SHDN }}$ low to put the ADC in shutdown mode. |
| 7 | P2 | User-Programmable Output 2 |
| 8 | P1 | User-Programmable Output 1 |
| 9 | PO | User-Programmable Output 0 |
| 10 | SSTRB | Serial Strobe Output. In internal clock mode, SSTRB goes low when the ADC begins a conversion and goes high when the conversion is finished. In external clock mode, SSTRB pulses high for one clock period before the MSB decision. It is high impedance when $\overline{\mathrm{CS}}$ is high in external clock mode. |
| 11 | DOUT | Serial Data Output. MSB first, straight binary format for unipolar input, two's complement for bipolar input. Each bit is clocked out of DOUT at the falling edge of SCLK. |
| 12 | $\overline{\mathrm{RST}}$ | Reset Input. Drive $\overline{\mathrm{RST}}$ low to put the device in the power-on default mode. See the Power-On Reset section. |
| 13 | SCLK | Serial Data Clock Input. Serial data on DIN is loaded on the rising edge of SCLK, and serial data is updated on DOUT on the falling edge of SCLK. In external clock mode SCLK sets the conversion speed. |
| 14 | DGND | Digital Ground. Connect to pin 5. |
| 15 | DV ${ }_{\text {DD }}$ | Digital Supply, 3.3V $\pm 5 \%$. Bypass DVDD to DGND (pin 14) with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 16 | DIN | Serial Data Input. Serial data on DIN is latched on the rising edge of SCLK. |
| 17 | $\overline{\mathrm{CS}}$ | Chip Select Input. Drive $\overline{\mathrm{CS}}$ low to enable the serial interface. When $\overline{\mathrm{CS}}$ is high DOUT is high impedance. In external clock mode SSTRB is high impedance when $\overline{\mathrm{CS}}$ is high. |
| 18 | CREF | Reference Buffer Bypass. Bypass CREF to AGND (pin 3) with $1 \mu \mathrm{~F}$. |
| 19 | AGND | Analog Ground. Connect to pin 3. |
| 20 | AIN | Analog Input |

## 14-Bit ADCs, 150ksps, 3.3V Single Supply

## Detailed Description

The MAX1144/MAX1145 ADCs use a successiveapproximation technique and input track/hold (T/H) circuitry to convert an analog signal to a 14-bit digital output. The MAX1144/MAX1145 easily interface to microprocessors ( $\mu \mathrm{Ps}$ ). The data bits can be read either during the conversion in external clock mode or after the conversion in internal clock mode.


Figure 1. Equivalent Input Circuit

In addition to a 14-bit ADC, the MAX1144/MAX1145 include an input scaler, an internal digital microcontroller, calibration circuitry, and an internal clock generator.
The input scaler for the MAX1144 enables conversion of input signals ranging from 0 to +6 V (unipolar input) or $\pm 6 \mathrm{~V}$ (bipolar input). The MAX1145 accepts 0 to +2.048 V (unipolar input) or $\pm 2.048 \mathrm{~V}$ (bipolar input). Input range is software selectable.

Calibration
To minimize linearity, offset, and gain errors, the MAX1144/MAX1145 have on-demand software calibration. Initiate calibration by writing a control byte with bit M1 = 0 and bit M0 = 1 (Table 1). Select internal or external clock for calibration by setting the INT/EXT bit in the control byte. Calibrate the MAX1144/MAX1145 with the same clock mode used for performing conversions.
Offsets resulting from synchronous noise (such as the conversion clock) are canceled by the MAX1144/ MAX1145's calibration circuitry. However, because the magnitude of the offset produced by a synchronous signal depends on the signal's shape, recalibration may be appropriate if the shape or relative timing of the clock, or other digital signals change, as may occur if more than one clock signal or frequency is used.

## Input Scaler

The MAX1144/MAX1145 have an input scaler, which allows conversion of true bipolar input voltages while operating from a single 3.3 V supply. The input scaler attenuates and shifts the input as necessary to map the external input range to the input range of the internal ADC. The MAX1144 analog input range is 0 to +6 V (unipolar) or $\pm 6 \mathrm{~V}$ (bipolar). The MAX1145 analog input

Table 1. Control Byte Format

| BIT | NAME |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 7 (MSB) | START | The first logic "1" bit after $\overline{\mathrm{CS}}$ goes low defines the beginning of the control byte. |  |  |
| 6 | $\mathrm{UNI} / \overline{\mathrm{BIP}}$ | 1 = unipolar, $0=$ bipolar. Selects unipolar or bipolar conversion mode. In unipolar mode, analog input signals from 0 to +6 V (MAX1144) or 0 to + VREF (MAX1145) can be converted. In bipolar mode, analog input signals from -6V to +6 V (MAX1144) or -VREF to +VREF (MAX1145) can be converted. |  |  |
| 5 | INT/EXT | Selects the internal or external conversion clock. 1 = internal, $0=$ external. |  |  |
| 4 | M1 | M1 | M0 | Mode |
|  |  | 0 | 0 | 24 external clocks per conversion (short acquisition mode) |
|  |  | 0 | 1 | Start calibration: starts internal calibration |
| 3 | M0 | 1 | 0 | Software power-down mode |
|  |  | 1 | 1 | 32 external clocks per conversion (long acquisition mode) |
| 2 | P2 | These three bits are stored in a port register and output to pins P2, P1, P0 for use in addressing a mux or PGA. These three bits are updated in the port register simultaneously when a new control byte is written. |  |  |
| 1 | P1 |  |  |  |
| 0 (LSB) | P0 |  |  |  |

## 14-Bit ADCs, 150ksps, 3.3V Single Supply



Figure 2. Short Acquisition Mode (24 Clock Cycles) External Clock
Table 2. User-Programmable Outputs

| OUTPUT PIN | PROGRAMMED <br> THROUGH CONTROL <br> BYTE | POWER-ON OR <br> RST DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| P2 | Bit 2 | 0 | User-programmable outputs follow the state of the control <br> byte's three LSBs, and are updated simultaneously when a <br> new control byte is written. Outputs are push-pull. In hardware <br> and software shutdown, these outputs are unchanged and <br> remain low impedance. |
| P1 | Bit 1 | 0 | 0 |
| P0 | Bit 0 | and |  |

range is 0 to +2.048 V (unipolar) or $\pm 2.048 \mathrm{~V}$ (bipolar). Unipolar and bipolar mode selection is configured with bit 6 of the serial control byte (Table 1).
Figure 1 shows the equivalent input circuit of the MAX1144/MAX1145. The resistor network on the analog input provides $\pm 16.5 \mathrm{~V}$ fault protection. This circuit limits the current going into or out of the pin to less than $2 m A$. The overvoltage protection is active even if the device is in a power-down mode, or if $A V_{D D}=0$.

## Digital Interface

The digital interface pins consist of SHDN, $\overline{\text { RST }}$, SSTRB, DOUT, SCLK, DIN, and $\overline{\mathrm{CS}}$. Bringing $\overline{\text { SHDN }}$ low places the MAX1144/MAX1145 in its $1.2 \mu \mathrm{~A}$ shutdown mode. A logic low on $\overline{R S T}$ halts the MAX1144/MAX1145 operation and returns the part to its power-on-reset state.
In external clock mode, SSTRB is low and pulses high for one clock cycle at the start of conversion. In internal clock mode, SSTRB goes low at the start of the conversion, and goes high to indicate that the conversion is finished.
The DIN input accepts control byte data, which is clocked in on each rising edge of SCLK. After $\overline{\mathrm{CS}}$ goes
low or after a conversion or calibration completes, the first logic "1" clocked into DIN is interpreted as the START bit, the MSB of the 8-bit control byte.
The SCLK input is the serial-data-transfer clock which clocks data in and out of the MAX1144/MAX1145. SCLK also drives the ADC conversion steps in external clock mode (see the Internal and External Clock Modes section).
DOUT is the serial output of the conversion result. DOUT is updated on the falling edge of SCLK. DOUT is high impedance when $\overline{\mathrm{CS}}$ is high.
$\overline{\mathrm{CS}}$ must be low for the MAX1144/MAX1145 to accept a control byte. The serial interface is disabled when $\overline{\mathrm{CS}}$ is high.

## User-Programmable Outputs

The MAX1144/MAX1145 have three user-programmable outputs: P0, P1, and P2. The power-on default state for the programmable outputs is zero. These are pushpull CMOS outputs suitable for driving a multiplexer, a PGA or other signal preconditioning circuitry. Bits 0, 1, and 2 of the control byte control the user-programmable outputs (Tables 1, 2).

## 14-Bit ADCs, 150ksps, 3.3V Single Supply



Figure 3. Long Acquisition Mode (32 Clock Cycles) External Clock


Figure 4. External Clock Mode SSTRB Detailed Timing

The user-programmable outputs are set to zero during power-on reset or when $\overline{\mathrm{RST}}$ goes low. During hardware or software shutdown, P0, P1, and P2 are unchanged and remain low-impedance.

## Starting a Conversion

Start a conversion by clocking a control byte into the device's internal shift register. With $\overline{\mathrm{CS}}$ low, each rising edge on SCLK clocks a bit from DIN into the MAX1144/MAX1145's internal shift register. After $\overline{\mathrm{CS}}$ goes low or after a conversion or calibration completes, the first arriving logic " 1 " is defined as the start bit of the control byte. Until this first start bit arrives, any number of logic "0" bits can be clocked into DIN with no effect. If at any time during acquisition or conversion $\overline{\mathrm{CS}}$ is brought high and then low again, the part is placed into a state where it can recognize a new start bit. If a new start bit occurs before the current conversion is complete, the conversion is aborted and a new acquisition is initiated.

Internal and External Clock Modes
The MAX1144/MAX1145 use either the external serial clock or the internal clock to perform the successiveapproximation conversion. In both clock modes, the external clock shifts data in and out of the MAX1144/MAX1145. Bit 5 (INT/EXT) of the control byte programs the clock mode.

External Clock
In external clock mode, the external clock not only shifts data in and out, but also drives the ADC conversion steps.
In short acquisition mode, SSTRB pulses high for one clock period after the seventh falling edge of SCLK following the start bit. The MSB of the conversion is available at DOUT on the eighth falling edge of SCLK (Figure 2).

## 14-Bit ADCs, 150ksps, 3.3V Single Supply



Figure 5. Internal Clock Mode Timing, Short Acquisition, Bipolar Mode


Figure 6. Internal Clock Mode SSTRB Detailed Timing

In long acquisition mode, SSTRB pulses high for one clock period after the 15th falling edge of SCLK following the start bit. The MSB of the conversion is available at DOUT on the 16th falling edge of SCLK (Figure 3).
In external clock mode, SSTRB is high impedance when $\overline{\mathrm{CS}}$ is high (Figure 4). In external clock mode, $\overline{\mathrm{CS}}$ is normally held low during the entire conversion. If $\overline{\mathrm{CS}}$ goes high during the conversion SCLK is ignored until $\overline{\mathrm{CS}}$ goes low. This allows external clock mode to be used with 8-bit bytes.

Internal Clock
In internal clock mode, the MAX1144/MAX1145 generate their own conversion clock. This frees the microprocessor from the burden of running the SAR conversion clock,
and allows the conversion results to be read back at the processor's convenience, at any clock rate up to 4 MHz .
SSTRB goes low at the start of the conversion and goes high when the conversion is complete. SSTRB will be low for a maximum of $7 \mu \mathrm{~s}$, during which time SCLK should remain low for best noise performance. An internal register stores data when the conversion is in progress. SCLK clocks the data out of the internal storage register at any time after the conversion is complete.
The MSB of the conversion is available at DOUT when SSTRB goes high. The subsequent 13 falling edges on SCLK shift the remaining bits out of the internal storage register (Figure 5). $\overline{\mathrm{CS}}$ does not need to be held low once a conversion is started.

# 14-Bit ADCs, 150ksps, 3.3V Single Supply 

 Scale

| PART | ZERO SCALE | FULL SCALE |
| :---: | :---: | :---: |
| MAX1144 | 0 | $6\left(V_{\text {REF } / 2.048) ~}\right.$ |
| MAX1145 | 0 | V REF |

When internal clock mode is selected, SSTRB does not go into a high-impedance state when $\overline{\mathrm{CS}}$ goes high. Figure 6 shows the SSTRB timing in internal clock mode. In internal clock mode, data can be shifted into the MAX1144/MAX1145 at clock rates up to 4 MHz , provided the minimum acquisition time, $\mathrm{t}_{\mathrm{ACQ}}$, is kept above $1.39 \mu$ s in bipolar mode and $1.67 \mu$ s in unipolar mode. Data can be clocked out at 4 MHz .

## Output Data

The output data format is straight binary for unipolar conversions and two's complement in bipolar mode. The MSB is shifted out of the MAX1144/MAX1145 first in both modes.

Data Framing
The falling edge of $\overline{\mathrm{CS}}$ does not start a conversion on the MAX1144/MAX1145. The first logic high clocked into DIN is interpreted as a start bit and defines the first bit of the control byte. A conversion starts on the falling edge of SCLK, after the seventh bit of the control byte (the P1 bit) is clocked into DIN. The start bit is defined as:

- The first high bit clocked into DIN with $\overline{\mathrm{CS}}$ low anytime the converter is idle, e.g. after $A V_{D D}$ is applied.
- The first high bit clocked into DIN after $\overline{\mathrm{CS}}$ is pulsed high then low.
If a falling edge on $\overline{\mathrm{CS}}$ forces a start bit before the conversion or calibration is complete, then the current operation terminates and a new one starts.


## Applications Information

## Power-On Reset

When power is first applied to the MAX1144/MAX1145, or if $\overline{\mathrm{RST}}$ is pulsed low, the internal calibration registers are set to their default values. The user-programmable registers (P0, P1, and P2) are low, and the device is configured for bipolar mode with internal clocking.

## Calibration

Periodically calibrate the MAX1144/MAX1145 to compensate for temperature drift and other variations. After any change in ambient temperature more than $+10^{\circ} \mathrm{C}$, the device should be recalibrated. A 100 mV change in supply voltage or any change in the reference voltage should be followed by a calibration. Calibration cor-

Table 4. Bipolar Full Scale, Zero Scale, and Negative Scale

| PART | NEGATIVE FULL <br> SCALE | ZERO <br> SCALE | FULL SCALE |
| :---: | :---: | :---: | :---: |
| MAX1144 | $-6\left(V_{\text {REF }} / 2.048\right)$ | 0 | $+6\left(V_{\text {REF }} / 2.048\right)$ |
| MAX1145 | $-V_{\text {REF }}$ | 0 | $+V_{\text {REF }}$ |

rects for errors in gain, offset, integral nonlinearity, and differential nonlinearity.
The MAX1144/MAX1145 should be calibrated after power-up or after the assertion of reset. Make sure the power supplies and the reference voltage have fully settled prior to initiating the calibration sequence.
Initiate calibration by setting $\mathrm{M} 1=0$ and $\mathrm{MO}=1$ in the control byte. In internal clock mode, SSTRB goes low at the beginning of calibration and goes high to signal the end of calibration, approximately 80,000 clock cycles later. In external clock mode, SSTRB goes high at the beginning of calibration and goes low to signal the end of calibration. Calibration should be performed in the same clock mode that is used for conversions.

Reference The MAX1144/MAX1145 require an external reference. The external reference must be bypassed with a $4.7 \mu \mathrm{~F}$ capacitor. The input impedance at REF is a minimum of $16 \mathrm{k} \Omega$ for DC currents. During conversion, an external reference at REF must deliver up to $150 \mu \mathrm{~A}$ DC load current and have an output impedance of $10 \Omega$ or less.

Analog Input
The MAX1144/MAX1145 use a capacitive DAC that provides an inherent track/hold function. Drive AIN with a source impedance less than $10 \Omega$. Any signal conditioning circuitry must settle with 14-bit accuracy in less than 500ns. Limit the input bandwidth to less than half the sampling frequency to eliminate aliasing. The MAX1144/MAX1145 have a complex input impedance that varies from unipolar to bipolar mode (Figure 1).

## Input Range

The analog input range in unipolar mode is 0 to +6 V for the MAX1144, and 0 to +2.048 V for the MAX1145. In bipolar mode, the analog input can be -6 V to +6 V for the MAX1144, or -2.048 V to +2.048 V for the MAX1145. Unipolar or bipolar mode is programmed with the UNI/BIP bit of the control byte. When using a reference other than the suggested +2.048 V , the full-scale input range varies accordingly. The full-scale input range depends on the voltage at REF and the sampling mode selected (Tables 3 and 4).

## 14-Bit ADCs, 150ksps, 3.3V Single Supply



Figure 7. AIN Buffer for AC/DC Use

## Input Acquisition and Settling

Clocking in a control byte starts input acquisition. The main capacitor array starts acquiring the input as soon as a start bit is recognized, using the same input range as the previous conversion. If the opposite input range is selected by the second DIN bit, the part immediately switches to the new sampling mode. Acquisition time is one-and-a-half clock cycles shorter when switching from unipolar to bipolar or bipolar to unipolar modes than when continuously converting in the same mode. Acquisition can be extended by eight clock cycles by setting M1 = 1 and $\mathrm{M0}=1$ (long acquisition mode). The sampling instant in short acquisition completes on the falling edge of the sixth clock cycle after the start bit (Figure 2). Acquisition is 5 clock cycles in short acquisition mode and 13 clock cycles in long acquisition mode. Short acquisition mode is 24 clock cycles per conversion. Using the external clock to run the conversion process limits unipolar conversion speed to 125 ksps instead of 150ksps as in bipolar mode. The input resistance in unipolar mode is larger than that of bipolar mode (Figure 1). The RC time constant in unipolar mode is larger than that of bipolar mode, reducing the maximum conversion rate in 24 external clock mode. Long acquisition mode with external clock allows both unipolar and bipolar sampling of 112ksps as (3.6MHz / 32 clock cycles) by adding eight extra clock cycles to the conversion.
Most applications require an input buffer amplifier. If the input signal is multiplexed, the input channel should be switched immediately after acquisition, rather than near the end of or after a conversion. This allows more time for the input buffer amplifier to respond to a large step change in input signal. The input amplifier must
have a high enough slew rate to complete the required output voltage change before the beginning of the acquisition time.
At the beginning of acquisition, the capacitive DAC is connected to the amplifier output, causing some output disturbance. Ensure that the sampled voltage has settled to within the required limits before the end of the acquisition time. If the frequency of interest is low, AIN can be bypassed with a large enough capacitor to charge the capacitive DAC with very little change in voltage. However, for AC use, AIN must be driven by a wideband buffer (at least 10 MHz ), which must be stable with the DAC's capacitive load (in parallel with any AIN bypass capacitor used) and also must settle quickly (Figure 7).

Digital Noise
Digital noise can couple to AIN and REF. The conversion clock (SCLK) and other digital signals that are active during input acquisition contribute noise to the conversion result. If the noise signal is synchronous to the sampling interval, an effective input offset is produced. Asynchronous signals produce random noise on the input, whose high-frequency components may be aliased into the frequency band of interest. Minimize noise by presenting a low impedance (at the frequencies contained in the noise signal) at the inputs. This requires bypassing AIN to AGND, or buffering the input with an amplifier that has a small-signal bandwidth of several MHz , or preferably both. AIN has a bandwidth of about 4 MHz .
Offsets resulting from synchronous noise (such as the conversion clock) are canceled by the MAX1144/ MAX1145's calibration scheme. However, because the

## 14-Bit ADCs, 150ksps, 3.3V Single Supply

magnitude of the offset produced by a synchronous signal depends on the signal's shape, recalibration may be appropriate if the shape or relative timing of the clock or other digital signals change, which can occur if more than one clock signal or frequency is used.

## Distortion

Avoid degrading dynamic performance by choosing an amplifier with distortion much less than the MAX1144/MAX1145's THD (-90dB) at frequencies of interest. If the chosen amplifier has insufficient com-mon-mode rejection, which results in degraded THD performance, use the inverting configuration to eliminate errors from common-mode voltage. Low tempera-ture-coefficient resistors reduce linearity errors caused by resistance changes due to self-heating. Also, to reduce linearity errors due to finite amplifier gain, use an amplifier circuit with sufficient loop gain at the frequencies of interest.

## DC Accuracy

If DC accuracy is important, choose a buffer with an offset much less than the MAX1144/MAX1145's maximum offset $( \pm 6 \mathrm{mV})$, or whose offset can be trimmed while maintaining good stability over the required temperature range.

Operating Modes and Serial Interfaces
The MAX1144/MAX1145 are fully compatible with MICROWIRE and SPI/QSPI devices. MICROWIRE and SPI/QSPI both transmit a byte and receive a byte at the same time. The simplest software interface requires only three 8-bit transfers to perform a conversion (one 8 -bit transfer to configure the ADC, and two more 8-bit transfers to clock out the 14-bit conversion result).

Short Acquisition Mode (24 SCLK)
Configure short acquisition by setting $\mathrm{M} 1=0$ and $\mathrm{M0}=$ 0 . In short acquisition mode, the acquisition time is 5 clock cycles. The total period is 24 clock cycles per conversion.

Long Acquisition Mode (32 SCLK) Configure long acquisition by setting $\mathrm{M} 1=1$ and $\mathrm{M0}=$ 1. In long acquisition mode, the acquisition time is 13 clock cycles. The total period is 32 clock cycles per conversion.

## Calibration Mode

A calibration is initiated through the serial interface by setting $\mathrm{M} 1=0$ and $\mathrm{M0}=1$. Calibration can be done in either internal or external clock mode, though it is desirable that the part be calibrated in the same mode in which it will be used to do conversions. The part remains in calibration mode for approximately 80,000
clock cycles unless the calibration is aborted. Calibration is halted if $\overline{\text { RST }}$ or $\overline{\text { SHDN }}$ goes low, or if a valid start condition occurs.

## Software Shutdown

A software power-down is initiated by setting $\mathrm{M} 1=1$ and $\mathrm{MO}=0$. After the conversion completes, the part shuts down. It reawakens upon receiving a new start bit. Conversions initiated with $\mathrm{M} 1=1$ and $\mathrm{MO}=0$ (shutdown) use the acquisition mode selected for the previous conversion.

## Shutdown Mode

The MAX1144/MAX1145 may be shut down by pulling $\overline{\text { SHDN }}$ low or by asserting software shutdown. In addition to lowering power dissipation to $4 \mu \mathrm{~W}$, considerable power can be saved by shutting down the converter for short periods between conversions. There is no need to perform a calibration after the converter has been shut down unless the time in shutdown is long enough that the supply voltage or ambient temperature may have changed.

## Supplies, Layout, Grounding, and Bypassing

For best system performance, use separate analog and digital ground planes. The two ground planes should be tied together at the MAX1144/MAX1145. Use pin 3 and pin 14 as the primary AGND and DGND, respectively. If the analog and digital supplies come from the same source, isolate the digital supply from the analog with a low-value resistor ( $10 \Omega$ ).
The MAX1144/MAX1145 are not sensitive to the order of $A V_{D D}$ and $D V_{D D}$ sequencing. Either supply can be present in the absence of the other. Do not apply an external reference voltage until after both $A V_{D D}$ and $D V_{D D}$ are present.
Be sure that digital return currents do not pass through the analog ground. All return-current paths must be low impedance. A 5mA current flowing through a PC board ground trace impedance of only $0.05 \Omega$ creates an error voltage of about $250 \mu \mathrm{~V}$, or about 0.5 LSBs error with a $\pm 4 \mathrm{~V}$ full-scale system. The board layout should ensure that digital and analog signal lines are kept separate. Do not run analog and digital lines parallel to one another. If you must cross one with the other, do so at right angles.
The ADC is sensitive to high-frequency noise on the AV ${ }_{\text {DD }}$ power supply. Bypass this supply to the analog ground plane with $0.1 \mu \mathrm{~F}$. If the main supply is not adequately bypassed, add an additional $1 \mu \mathrm{~F}$ or $10 \mu \mathrm{~F}$ lowESR capacitor in parallel with the primary bypass capacitor.

## 14-Bit ADCs, 150ksps, 3.3V Single Supply



Figure 8. MAX1145 Unipolar Transfer Function, 2.048V = Full Scale

## Transfer Function

Figures 8 and 9 show the MAX1145's transfer functions. In unipolar mode the output data is in binary format and in bipolar mode it is in two's complement format.

## Definitions

## Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. INL for the MAX1144/MAX1145 is measured using the endpoint method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

## Aperture Jitter

Aperture jitter ( t AJ ) is the sample-to-sample variation in the time between the samples.


Figure 9. MAX1145 Bipolar Transfer Function, 4.096V = Full Scale

Aperture Delay
Aperture delay ( $\mathrm{t}_{\mathrm{AD}}$ ) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken.

Signal-to-Noise Ratio
For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of fullscale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution ( N - bits):

$$
S N R=(6.02 \times N+1.76) d B
$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is calculated by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

## 14-Bit ADCs, 150ksps, 3.3V Single Supply

Signal-to-Noise Plus Distortion Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals:

SINAD $(d B)=20 \times \log ($ SignalRMS $/$ NoisermS $)$
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left[\frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}\right)}}{V_{1}}\right]
$$

where V 1 is the fundamental amplitude, and V 2 through V5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range
Spurious-free dynamic range (SFDR) is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.


## 14－Bit ADCs，150ksps，3．3V Single Supply


＿Ordering Information（continued）

| PART | TEMP <br> RANGE | PIN－ <br> PACKAGE | INL <br> （LSB） |
| :---: | :---: | :--- | :---: |
| MAX1145ACAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX1145BCAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 2$ |
| MAX1145AEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX1145BEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 2$ |

Chip Information
TRANSISTOR COUNT：21，807
PROCESS：BiCMOS

## 14－Bit ADCs，150ksps，3．3V Single Supply

（The package drawing（s）in this data sheet may not reflect the most current specifications．For the latest package outline information， go to www．maxim－ic．com／packages．）


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product．No circuit patent licenses are implied．Maxim reserves the right to change the circuitry and specifications without notice at any time．

