勝 特 力 材 料 886－3－5753170胜特力电子（上海）86－21－34970699胜特力电子（深圳）86－755－83298787

Http：／／www． 100 y．com．tw

## General Description

The MAX5141－MAX5144 are serial－input，voltage－output， 14－bit digital－to－analog converters（DACs）in tiny $\mu \mathrm{MAX}$ packages， $50 \%$ smaller than comparable DACs in an 8 －pin SO．They operate from low＋3V（MAX5143／ MAX5144）or +5 V （MAX5141／MAX5142）single supplies． They provide 14 －bit performance（ $\pm 1 \mathrm{LSB}$ INL and DNL） over temperature without any adjustments．The DAC out－ put is unbuffered，resulting in a low supply current of $120 \mu \mathrm{~A}$ and a low offset error of 2LSBs．
The DAC output range is OV to VREF．For bipolar opera－ tion，matched scaling resistors are provided in the MAX5142／MAX5144 for use with an external precision op amp（such as the MAX400），generating a $\pm$ VREF output swing．
A 16－bit serial word is used to load data into the DAC latch．The $25 \mathrm{MHz}, 3$－wire serial interface is compatible with SPI ${ }^{\text {TM }} /$ QSPITM／MICROWIRE ${ }^{\text {TM }}$ ，and can interface directly with optocouplers for applications requiring isola－ tion．A power－on reset circuit clears the DAC output to code 0 （MAX5141／MAX5143）or code 8192 （MAX5142／ MAX5144）when power is initially applied．
A logic low on $\overline{C L R}$ asynchronously clears the DAC out－ put to code O（MAX5141／MAX5143）or code 8192 （MAX5142／MAX5144），independent of the serial interface．
The MAX5141／MAX5143 are available in 8－pin $\mu$ MAX packages and the MAX5142／MAX5144 are available in 10－pin $\mu \mathrm{MAX}$ packages．

## Applications

High－Resolution and Gain Adjustment
Industrial Process Control
Automated Test Equipment
Data－Acquisition Systems

Features
－Miniature（ $3 \mathrm{~mm} \times 5 \mathrm{~mm}$ ）8－Pin $\mu$ MAX Package
－Low $120 \mu \mathrm{~A}$ Supply Current
－Fast $1 \mu$ s Settling Time
－25MHz SPI／QSPI／MICROWIRE－Compatible Serial Interface
－VREF Range Extends to VDD
－＋5V（MAX5141／MAX5142）or＋3V
（MAX5143／MAX5144）Single－Supply Operation
－Full 14－Bit Performance Without Adjustments
－Unbuffered Voltage Output Directly Drives 60k $\Omega$ Loads
－Power－On Reset Circuit Clears DAC Output to Code 0 （MAX5141／MAX5143）or Code 8192 （MAX5142／MAX5144）
－Schmitt－Trigger Inputs for Direct Optocoupler Interface
－Asynchronous CLR

Pin Configurations


Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE | INL（LSB） | SUPPLY <br> RANGE（V） | OUTPUT SWING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX5141EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ | $\pm 1$ | 5 | Unipolar |
| MAX5142EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 1$ | 5 | Bipolar |
| MAX5143EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ | $\pm 1$ | 3 | Unipolar |
| MAX5144EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\pm 1$ | 3 | Bipolar |

SPI and QSPI are trademarks of Motorola，Inc．
MICROWIRE is a trademark of National Semiconductor Corp．

# +3V/+5V, Serial-Input, Voltage-Output, 14-Bit DACs 

## ABSOLUTE MAXIMUM RATINGS

| VDD to GND | 3 V to +6 V |
| :---: | :---: |
| CS, SCLK, DIN, CLR to GND . | - 3.3 V to +6V |
| REF to GND | VD + 0.3V) |
| OUT, INV to GND | - 0.3 V to V DD |
| RFB to INV | . -6 V to +6V |
| RFB to GND | . 6 V to +6V |
| Maximum Current into Any | 50 mA |
| Continuous Power Dissipation |  |
| 8 -Pin $\mu \mathrm{MAX}$ (derate $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 362 mW |
|  | 444mW |


| Operating Temperature Ranges |  |
| :---: | :---: |
| MAX514_ EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX514 EUB ......................................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Die Temperature | $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 | $+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+3 V\left(\right.\right.$ MAX5143/MAX5144) or +5 V (MAX5141/MAX5142), $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{GND}=0, \mathrm{R}_{\mathrm{L}}=\infty$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE-ANALOG SECTION |  |  |  |  |  |  |
| Resolution | N |  | 14 |  |  | Bits |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Integral Nonlinearity | INL | MAX514_ |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Zero-Code Offset Error | ZSE |  |  |  | $\pm 2$ | LSB |
| Zero-Code Tempco | ZSTC | คN(1) |  | $\pm 0.05$ | O | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Error (Note 1) |  |  |  |  | $\pm 10$ | LSB |
| Gain-Error Tempco | N |  |  | $\pm 0.1$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DAC Output Resistance | Rout | (Note 2) |  | 6.2 |  | $\mathrm{k} \Omega$ |
| Bipolar Resistor Matching |  | R ${ }_{\text {FB/ } / \text { Ininv }}$ |  | 1 |  | \% |
|  |  | Ratio error |  |  | $\pm 0.03$ |  |
| Bipolar Zero Offset Error |  |  |  |  | $\pm 20$ | LSB |
| Bipolar Zero Tempco | BZSTC |  |  | $\pm 0.5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Power-Supply Rejection | PSR | $+2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq+3.3 \mathrm{~V}$ (MAX5143/MAX5144) |  |  | $\pm 1$ | LSB |
|  |  | $+4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq+5.5 \mathrm{~V}$ (MAX5141/MAX5142) |  |  | $\pm 1$ |  |
|  |  |  |  |  |  |  |
| Reference Input Range | VREF | (Note 3) | 2.0 |  | VDD | V |
| Reference Input Resistance (Note 4) | Rref | Unipolar mode | 10 |  |  | $k \Omega$ |
|  |  | Bipolar mode | 6 |  |  |  |

DYNAMIC PERFORMANCE—ANALOG SECTION

| Voltage-Output Slew Rate | SR | (Note 5) | 15 | $\mathrm{~V} / \mathrm{us}$ |
| :--- | :---: | :--- | :---: | :---: |
| Output Settling Time |  | To $\pm 1 / 2$ LSB of FS | 1 | $\mu \mathrm{~s}$ |
| DAC Glitch Impulse |  | Major-carry transition | 7 | $\mathrm{nV}-\mathrm{s}$ |
| Digital Feedthrough | Code $=0000$ hex; $\overline{C S}=V_{D D} ;$ <br> SCLK, DIN $=0$ V to VDD levels | 0.2 | $\mathrm{nV}-\mathrm{s}$ |  |

# +3V/+5V, Serial-Input, Voltage-Output, 14-Bit DACs 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+3 V\left(\right.\right.$ MAX5143/MAX5144) or $+5 \mathrm{~V}\left(\right.$ MAX5141/MAX5142), $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{CL}=10 \mathrm{pF}, \mathrm{GND}=0, \mathrm{RL}=\infty$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## TIMING CHARACTERISTICS

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}\left(\right.$ MAX5143/MAX5144), $\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}(\mathrm{MAX} 5141 / \mathrm{MAX5142}), \mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{GND}=0, \mathrm{CMOS}$ inputs, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Figure 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Frequency | fCLK | - |  |  | 25 | MHz |
| SCLK Pulse Width High | tch | U | 20 |  |  | ns |
| SCLK Pulse Width Low | tCL |  | 20 |  |  | ns |
| $\overline{\mathrm{CS}}$ Low to SCLK High Setup | tcsso |  | 15 |  |  | ns |
| $\overline{\text { CS }}$ High to SCLK High Setup | tCSS1 |  | 15 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ Low Hold | tCSHO | (Note 6) | 35 |  |  | ns |
| SCLK High to $\overline{\mathrm{CS}}$ High Hold | tCSH1 |  | 20 |  |  | ns |
| DIN to SCLK High Setup | tDS |  | 15 |  |  | ns |
| DIN to SCLK High Hold | tDH |  | 0 |  |  | ns |
| $\overline{\text { CLR }}$ Pulse Width Low | tcLW |  | 20 |  |  | ns |
| VDD High to $\overline{C S}$ Low (Power-Up Delay) |  |  |  | 20 |  | $\mu \mathrm{s}$ |

Note 1: Gain error tested at $\mathrm{V}_{\text {REF }}=+2.0 \mathrm{~V},+2.5 \mathrm{~V}$, and +3.0 V (MAX5143/MAX5144) or $\mathrm{V}_{\mathrm{REF}}=+2.0 \mathrm{~V},+2.5 \mathrm{~V},+3.0 \mathrm{~V}$, and +5.0 V (MAX5141/MAX5142).
Note 2: Rout tolerance is typically $\pm 20 \%$.
Note 3: Min/max range guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
Note 4: Reference input resistance is code dependent, minimum at 2155 hex in unipolar mode, 1155 hex in bipolar mode.
Note 5: Slew-rate value is measured from $10 \%$ to $90 \%$.
Note 6: Guaranteed by design. Not production tested.
Note 7: Guaranteed by power-supply rejection test and Timing Characteristics.

## +3V/+5V, Serial-Input, Voltage-Output, 14-Bit DACs

Typical Operating Characteristics
$\left(V_{D D}=+3 V(M A X 5143 / M A X 5144)\right.$ or $+5 V(M A X 5141 / M A X 5142), ~ V R E F=+2.5 V, T_{A}=T_{M I N}$ to $T_{M A X}, G N D=0$, RL $=\infty$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## +3V/+5V, Serial-Input, <br> Voltage-Output, 14-Bit DACs

Typical Operating Characteristics (continued)
$\left(V_{D D}=+3 V(M A X 5143 / M A X 5144)\right.$ or $+5 V(M A X 5141 / M A X 5142), V_{R E F}=+2.5 V, T_{A}=T_{M I N}$ to $T_{M A X}, G N D=0$, RL $=\infty$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)



200ns/div


MAJOR-CARRY GLITCH (FALLING)


200ns/div

FULL-SCALE STEP RESPONSE
(RISING)



INTEGRAL NONLINEARITY vs. REFERENCE VOLTAGE


UNIPOLAR POWER-ON GLITCH
(REF = VDD)


## +3V/+5V, Serial-Input,

Voltage-Output, 14-Bit DACs

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX5141 <br> MAX5143 | MAX5142 <br> MAX5144 |  |  |
| 1 | 1 |  | Voltage Reference Input |
| 2 | 2 | $\overline{\text { CS }}$ | Chip-Select Input |
| 3 | 3 | SCLK | Serial Clock Input. Duty cycle must be between 40\% and 60\%. |
| 4 | 4 | DIN | Serial Data Input |
| 5 | 5 | $\overline{\text { CLR }}$ | Clear Input. Logic low asynchronously clears the DAC to code 0 <br> (MAX5141/MAX5143) or code 8192 (MAX5142/MAX5144). |
| 6 | 6 | OUT | DAC Output Voltage |
| - | 7 | INV | Junction of Internal Scaling Resistors. Connect to external op amp's inverting input in <br> bipolar mode. <br> - |
| 7 | 8 | RFB | Feedback Resistor. Connect to external op amp's output in bipolar mode. |
| 8 | 10 | GND | Ground |



Figure 1. Timing Diagram

# +3V/+5V, Serial-Input, <br> Voltage-Output, 14-Bit DACs 



Figure 2a. Typical Operating Circuit-Unipolar Output


Figure 2b. Typical Operating Circuit-Bipolar Output

## Detailed Description

The MAX5141-MAX5144 voltage-output, 14-bit digital-to-analog converters (DACs) offer full 14-bit performance with less than 1LSB integral linearity error and less than 1LSB differential linearity error, thus ensuring monotonic performance. Serial data transfer minimizes the number of package pins required.

The MAX5141-MAX5144 are composed of two matched DAC sections, with a 10-bit inverted R-2R DAC forming the ten LSBs and the four MSBs derived from 15 identically matched resistors. This architecture allows the lowest glitch energy to be transferred to the DAC output on major-carry transitions. It also lowers the DAC output impedance by a factor of eight compared

# +3V/+5V, Serial-Input, Voltage-Output, 14-Bit DACs 

to a standard R-2R ladder, allowing unbuffered operation in medium-load applications.
The MAX5142/MAX5144 provide matched bipolar offset resistors, which connect to an external op amp for bipolar output swings (Figure 2b).

Digital Interface
The MAX5141-MAX5144 digital interface is a standard 3-wire connection compatible with SPI/QSPI/ MICROWIRE interfaces. The chip-select input ( $\overline{\mathrm{CS}}$ ) frames the serial data loading at the data-input pin (DIN). Immediately following CS's high-to-low transition, the data is shifted synchronously and latched into the input register on the rising edge of the serial clock input (SCLK). After 16 bits (14 data bits, plus two subbits set to zero) have been loaded into the serial input register, it transfers its contents to the DAC latch on CS's low-tohigh transition (Figure 3). Note that if $\overline{\mathrm{CS}}$ is not kept low during the entire 16 SCLK cycles, data will be corrupted. In this case, reload the DAC latch with a new 16-bit word.

## Clearing the DAC

A 20 ns (min) logic low pulse on $\overline{\mathrm{CLR}}$ asynchronously clears the DAC buffer to code 0 in the MAX5141/ MAX5143 and to code 8192 in the MAX5142/MAX5144.

## External Reference

The MAX5141-MAX5144 operate with external voltage references from +2 V to $\mathrm{V}_{\mathrm{DD}}$. The reference voltage determines the DAC's full-scale output voltage.

Power-On Reset
The power-on reset circuit sets the output of the MAX5141/MAX5143 to code 0 and the output of the MAX5142/MAX5144 to code 8192 when VDD is first
applied. This ensures that unwanted DAC output voltages will not occur immediately following a system power-up, such as after a loss of power.

## Applications Information

Reference and Ground Inputs
The MAX5141-MAX5144 operate with external voltage references from +2 V to $V_{D D}$, and maintain 14-bit performance if certain guidelines are followed when selecting and applying the reference. Ideally, the reference's temperature coefficient should be less than $0.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ to maintain 14-bit accuracy to within 1 LSB over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range. Since this converter is designed as an inverted R-2R voltage-mode DAC, the input resistance seen by the voltage reference is code dependent. In unipolar mode, the worst-case input-resistance variation is from $11.5 \mathrm{k} \Omega$ (at code 2155 hex) to $200 \mathrm{k} \Omega$ (at code 0000 hex ). The maximum change in load current for $\mathrm{a}+2.5 \mathrm{~V}$ reference is $+2.5 \mathrm{~V} / 11.5 \mathrm{k} \Omega=217 \mathrm{\mu A}$; therefore, the required load regulation is $28 \mathrm{ppm} / \mathrm{mA}$ for a maximum error of 0.1 LSB . This implies a reference output impedance of less than $72 \mathrm{~m} \Omega$. In addition, the sig-nal-path impedance from the voltage reference to the reference input must be kept low because it contributes directly to the load-regulation error.
The requirement for a low-impedance voltage reference is met with capacitor bypassing at the reference inputs and ground. A $0.1 \mu \mathrm{~F}$ ceramic capacitor with short leads between REF and GND provides high-frequency bypassing. A surface-mount ceramic chip capacitor is preferred because it has the lowest inductance. An additional $1 \mu \mathrm{~F}$ between REF and GND provides low-frequency bypassing. A low-ESR tantalum, film, or organic semiconductor capacitor works well. Leaded capacitors are acceptable because impedance is not as criti-


Figure 3. MAX5141-MAX5144 3-Wire Interface Timing Diagram

# $+3 V /+5 V$, Serial-Input, Voltage-Output, 14-Bit DACs 

cal at lower frequencies. The circuit can benefit from even larger bypassing capacitors, depending on the stability of the external reference with capacitive loading.

## Unbuffered Operation

Unbuffered operation reduces power consumption as well as offset error contributed by the external output buffer. The R-2R DAC output is available directly at OUT, allowing 14-bit performance from +VREF to GND without degradation at zero scale. The DAC's output impedance is also low enough to drive medium loads ( $\mathrm{RL}>60 \mathrm{k} \Omega$ ) without degradation of INL or DNL; only the gain error is increased by externally loading the DAC output.

External Output Buffer Amplifier
The requirements on the external output buffer amplifier change whether the DAC is used in unipolar or bipolar operational mode. In unipolar mode, the output amplifier is used in a voltage-follower connection. In bipolar mode (MAX5142/MAX5144 only), the amplifier operates with the internal scaling resistors (Figure 2b). In each mode, the DAC's output resistance is constant and is independent of input code; however, the output amplifier's input impedance should still be as high as possible to minimize gain errors. The DAC's output capacitance is also independent of input code, thus simplifying stability requirements on the external amplifier.
In bipolar mode, a precision amplifier operating with dual power supplies (such as the MAX400) provides the $\pm$ VREF output range. In single-supply applications, precision amplifiers with input common-mode ranges including GND are available; however, their output swings do not normally include the negative rail (GND) without significant degradation of performance. A sin-gle-supply op amp, such as the MAX495, is suitable if the application does not use codes near zero.
Since the LSBs for a 14-bit DAC are extremely small ( $152.6 \mu \mathrm{~V}$ for $\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}$ ), pay close attention to the external amplifier's input specification. The input offset voltage can degrade the zero-scale error and might require an output offset trim to maintain full accuracy if the offset voltage is greater than $1 / 2$ LSB. Similarly, the input bias current multiplied by the DAC output resistance (typically $6.25 \mathrm{k} \Omega$ ) contributes to zero-scale error. Temperature effects also must be taken into consideration. Over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range, the offset voltage temperature coefficient (referenced to $+25^{\circ} \mathrm{C}$ ) must be less than $0.95 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ to add less than $1 / 2 \mathrm{LSB}$ of zero-scale error. The external amplifier's input resistance forms a resistive divider with
the DAC output resistance, which results in a gain error. To contribute less than 1/2LSB of gain error, the input resistance typically must be greater than:

$$
6.25 \mathrm{k} \Omega \times 2^{15}=205 \mathrm{M} \Omega
$$

The settling time is affected by the buffer input capacitance, the DAC's output capacitance, and PC board capacitance. The typical DAC output voltage settling time is $1 \mu$ s for a full-scale step. Settling time can be significantly less for smaller step changes. Assuming a single time-constant exponential settling response, a full-scale step takes 10.4 time constants to settle to within $1 / 2 L S B$ of the final output voltage. The time constant is equal to the DAC output resistance multiplied by the total output capacitance. The DAC output capacitance is typically 10 pF . Any additional output capacitance increases the settling time.
The external buffer amplifier's gain-bandwidth product is important because it increases the settling time by adding another time constant to the output response. The effective time constant of two cascaded systems, each with a single time-constant response, is approximately the root square sum of the two time constants. The DAC output's time constant is $1 \mu \mathrm{~s} / 10.4=96 \mathrm{~ns}$, ignoring the effect of additional capacitance. If the time constant of an external amplifier with 1 MHz bandwidth is $1 / 2 \pi(1 \mathrm{MHz})=159 \mathrm{~ns}$, then the effective time constant of the combined system is:

$$
\sqrt{\left[(96 n s)^{2}+(159 n s)^{2}\right]}=186 n s
$$

This suggests that the settling time to within $1 / 2$ LSB of the final output voltage, including the external buffer amplifier, will be approximately $10.4 \times 186 \mathrm{~ns}=1.93 \mu \mathrm{~s}$.

## Digital Inputs and Interface Logic

 The digital interface for the 14 -bit DAC is based on a 3 -wire standard that is compatible with SPI, QSPI, and MICROWIRE interfaces. The three digital inputs ( $\overline{\mathrm{CS}}$, DIN, and SCLK) load the digital input data serially into the DAC.A 20ns (min) logic low pulse to $\overline{C L R}$ clears the data in the DAC buffer.
All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX5141MAX5144 without additional external logic. The digital inputs are compatible with TTL/CMOS-logic levels.

# +3V/+5V, Serial-Input, Voltage-Output, 14-Bit DACs 

## Unipolar Configuration

Figure 2a shows the MAX5141-MAX5144 configured for unipolar operation with an external op amp. The op amp is set for unity gain, and Table 1 lists the codes for this circuit. Bipolar MAX5142/MAX5144 can also be used in unipolar configuration by connecting RFB and INV to REF. This allows the DAC to power up to midscale.

## Bipolar Configuration

Figure $2 b$ shows the MAX5141-MAX5144 configured for bipolar operation with an external op amp. The op amp is set for unity gain with an offset of $-1 / 2 \mathrm{~V}_{\text {REF }}$. Table 2 shows the offset binary codes for this circuit (less than 0.25 inches).

## Power-Supply Bypassing and

 Ground ManagementBypass VDD with a $0.1 \mu \mathrm{~F}$ ceramic capacitor connected between VDD and GND. Mount the capacitor with short leads close to the device (less than 0.25 inches).

Table 1. Unipolar Code Table

| DAC LATCH CONTENTS |  |
| :---: | :---: |
| MSB LSB | ANALOG OUTPUT, VOUT |
| 11111111111111 | VREF $\times(16,383 / 16,384)$ |
| 10000000000000 | $\mathrm{V}_{\text {REF }} \times(8192 / 16,384)=1 / 2 V_{\text {REF }}$ |
| 00000000000001 | $\mathrm{V}_{\text {REF }} \times(1 / 16,384)$ |

Table 2. Bipolar Code Table

| DAC LATCH CONTENTS | ANALOG OUTPUT, Vout |
| :---: | :---: |
| MSB LSB |  |
| 11111111111111 | +VREF $\times(8191 / 8192)$ |
| 10000000000001 | $+\mathrm{V}_{\text {REF }} \times(1 / 8192)$ |
| 10000000000000 | OV |
| 01111111111111 | -V REF $\times(1 / 8192)$ |
| 00000000000000 | $-V_{\text {REF }} \times(8192 / 8192)=-V_{\text {REF }}$ |



## Chip Information

TRANSISTOR COUNT: 2800
PROCESS: BiCMOS

# ＋3V／＋5V，Serial－Input， <br> Voltage－Output，14－Bit DACs 

Package Information


## ＋3V／＋5V，Serial－Input， Voltage－Output，14－Bit DACs



FRENT VIEW
SIDE VIEW
NOTES：
1．D\＆E DO NOT INCLUDE MOLD FLASH．
2．MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm （．006＂）．
3．CONTROLLING DIMENSION：MILLIMETERS．
4．MEETS JEDEC MO187．

|  |
| :---: |
|  |

